Computation Structures

# **Basics of Information Worksheet**

## **Concept Inventory:**

- Measuring information content; entropy
- Two's complement; modular arithmetic
- Variable-length encodings; Huffman's algorithm
- Hamming distance, error detection, error correction

#### Notes:

Measuring information:  $I(x_i) = \log_2(1/p_i)$  bits

N equally-probable choices down to M choices:  $\log_2(N/M)$  bits

Variable-length encoding:

Symbols with smallest  $p_i$  have longest encodings, symbols with largest  $p_i$  have shortest encodings.

Huffman's algorithm:

- Build binary decoding tree bottom-up starting with symbols that have smallest pi.
- Each step: combine the two symbols or subtrees with smallest p<sub>i</sub> into new subtree.

Hamming distance:

- HD = # of bit positions that differ between to codewords
- need to know min Hamming distance (HD<sub>min</sub>) considering all pairs of codewords
- # of errors detected =  $HD_{min} 1$
- # of errors corrected =  $\left|\frac{\text{HD}_{\text{min}}-1}{2}\right|$

### **1. Information Content and Entropy**

- A. You are given an unknown 3-bit binary number. You are then told that the binary representation contains exactly two 1's. How much information have you been given?
- B. You are then given the **additional** information that the number is also odd. How much additional information have you been given?
- C. A random variable X represents the outcome of flipping an unfair coin, where p(HEADS) = 0.6. Please give the value for the entropy H(X). You may express your answer as a numeric expression (i.e., you don't have to actually do the arithmetic).
- D. A single decimal digit is chosen at random and you're told that its value is 0 mod 3. How much information have you learned about the digit?
- E. X is an unknown 8-bit binary number. You are given another 8-bit binary number, 10101100, and told that the Hamming distance between X and 10101100 is one. How many bits of information about X have you been given? You can give a formula if you wish.
- F. We wish to transmit messages comprised of the four symbols shown below with their associated probabilities and 5-bit fixed-length encoding.

Symbol	p(symbol)	encoding
α	0.5	00000
β	0.125	11100
γ	0.25	11011
δ	0.125	10111

An unknown symbol is received and you are told it's not  $\delta$ . How much information have you received?

- G. When transmitting a message comprised of these four symbols with the probabilities as given above, what is the expected amount information received when you are told the next symbol in the message?
- H. You are given an unknown 5-bit binary number. You are then told that the first and last bits are the same. How much information have you been given?
- I. I've randomly selected a letter from the alphabet and tell you that my selection is neither "X", "Y", nor "Z". How much information have I given you about my letter?
- J. I make up a random 4-bit two's complement number by flipping a fair coin to determine each bit. You're trying to guess the number. If I tell you that the number is positive (> 0), how many bits of information have I given you? Be precise; you may answer by a formula or a number.

## 2. Two's Complement

- A. What is the 6-bit two's complement representation of the decimal number -21?
- B. What is the hexadecimal representation for decimal -51 encoded as an 8-bit two's complement number?
- C. The hexadecimal representation for an 8-bit two's complement number is 0xD6. What is its decimal representation?
- D. Since the start of official pitching statistics in 1988, the highest number of pitches in a single game has been 172. Assuming that remains the upper bound on pitch count, how many bits would we need to record the pitch count for each game as a *two's complement* binary number?
- E. Can the value of the sum of two 2's complement numbers 0xB3 + 0x47 be represented using an 8-bit 2's complement representation? If so, what is the sum in hex? If not, write NO.
- F. Can the value of the sum of two 2's complement numbers 0xB3 + 0xB1 be represented using an 8-bit 2's complement representation? If so, what is the sum in hex? If not, write NO.

- G. Please compute the value of the expression 0xBB 8 using 8-bit two's complement arithmetic and give the result in decimal (base 10).
- H. What is the smallest (most negative) integer that can be represented as an 8-bit two's-complement integer? Give your answer as a decimal integer.
- I. The following operations are performed on an 8-bit adder. Give the 8-bit sum produced for each, in **hexadecimal**.

 $0\mathbf{x}\mathbf{F}\mathbf{0} + 0\mathbf{x}\mathbf{3}\mathbf{4} = \mathbf{0}\mathbf{x}$ 

 $0\mathbf{x}\mathbf{F}\mathbf{0} + 0\mathbf{x}\mathbf{8}\mathbf{0} = \mathbf{0}\mathbf{x}$ 

- J. Using a 5-bit two's complement representation, what is the range of integers that can be represented with a single 5-bit quantity?
- K. Consider the following subtraction problem where the operands are 5-bit two's complement numbers. Compute the result and give the answer as a decimal (base 10) number.

	10101
_	<u>00011</u>

## 3. Variable-length Encodings

A. Given a variable X that can take on one of four values A, B, C, or D with the following probabilities.

Symbol	Probability
Α	0.5
В	0.3
С	0.1
D	0.1

If you encoded this variable using a Huffman encoding, how many bits would be in the encoding of each of the symbols?

For each of the probability distributions for symbols A-E, select the Huffman encoding tree or trees that could result from running Huffman's algorithm on those probability distributions.



Baseball loves statistics! There are many different types of pitches that a pitcher can throw – the table below shows the probability for each type of pitch during 2014.

F. How much information have you received when learning that particular pitch was NOT a fastball? You can express your answer as a formula if you wish.

Type of pitch	Probability
Fastball	0.34
Change-up	0.14
Curveball	0.08
Slider	0.28
Other	0.16

- G. To save on storage costs, Major League Baseball would like to use an optimal variablelength code to record, one at a time, the type of each pitch (i.e., to record one of the 5 types shown in the table above). Use Huffman's algorithm to derive such a code and list the resulting binary encodings below.
- H. The table below shows the 2012-13 enrollments in the various EECS majors. To save a bit of space in their database the department would like to use a variable-length Huffman code to encode a student's choice of major. For each of the four majors, please give the encoding the department should use.

Major	Count	р	$p \log_2(1/p)$
6-1	74	0.09	0.30
6-2	387	0.44	0.52
6-3	360	0.41	0.53
6-7	54	0.06	0.25
Total	875	1.00	1.60

I. We wish to transmit messages comprised of the four symbols shown below with their associated probabilities and 5-bit fixed-length encoding

Symbol	p(symbol)	encoding
α	0.5	00000
β	0.125	11100
γ	0.25	11011
δ	0.125	10111

Huffman's algorithm is used to construct a variable-length code for the four symbols for transmitting a single symbol at a time. The resulting encoding could be

- (1)  $\alpha: 00, \beta: 01, \gamma: 10, \delta: 10$
- (2) α: 00, β: 01, γ: 100, δ: 101
- (3)  $\alpha: 1, \beta: 01, \gamma: 000, \delta: 001$
- (4)  $\alpha: 0, \beta: 110, \gamma: 01, \delta: 111$
- (5) none of the above

NerdLink is a new web-based startup that aims to keep MIT EECS students in touch with their parents. NerdLink streamlines parental communication by providing each student with an online choice of one of the five messages, then automatically fills in boilerplate and emails the parent a long and charming version of the message. The five messages, and their relative probabilities, are listed below:

Message #	Message to parents	p(Message)
M1	Send money!	60%
M2	I love this course called 6.004	8%
M3	I'm changing my major to Poetry	2%
M4	I'm getting a 5.0 this term!	1%
M5	Nothing much is new (none of the above)	29%

NerdLink's initial implementation conveyed each message using a fixed-length code.

- J. What is the average number of bits needed to convey a message, using a fixed-length code?
- K. Given the probability distribution of the messages, what is the *actual* amount of information conveyed by message M5? Your answer may be a formula.
- L. To enable error correction, the fixed-length code for a given message is sent *five* times. Using the five copies of the received message, in the worst case how many bit errors can be corrected at the receiver?

NerdLink, wanting to economize on communication costs, has hired you as a consultant to design a Huffman code for sending the messages.

M. Give the **number of bits** sent by your Huffman code for each message (M1 though M5), and the average number of bits transmitted per message using your code (a formula will be fine).

The Registrar's office would like to encode the letter grades (A, B, C, D, F) from a large GIR with 1000 students. They plan to encode each grade separately using a variable-length code. An analysis of previous terms has produced the following table of grade probabilities. In case it's useful, a thoughtful former 6.004 student has augmented the table by computing  $p \log_2(1/p)$  for each grade.

Grade	р	$p\log_2(1/p)$
Α	0.24	0.49
В	0.35	0.53
С	0.21	0.47
D	0.13	0.38
F	0.07	0.27
Totals	1.00	2.14

N. Use Huffman's algorithm to construct an optimal variable-length encoding.

- O. Two 6.004 students have proposed competing variable-length codes. Alice says that encoding 1000 grades using her code will, on the average, produce messages of 2200 bits. Bob says that encoding 1000 grades using his code will, on the average, produce messages of 1950 bits. Which of the following is your best response when the Registrar asks your opinion?
  - (A) Choose Bob's: it has the shorter average length
  - (B) Choose Alice's: more bits means more information is transmitted
  - (C) Choose Bob's: Bob's average message length is less than the information entropy
  - (D) Choose Alice's: Bob's average message length is less than the information entropy
  - (E) Choose neither: a fixed-length code will have lower average message size

Best Choice (A through E): \_\_\_\_\_

4. Erro	A message about the suit of a card is sent using the encoding shown at the right. Using this encoding, how many bit errors can be detected? How many bit errors can be corrected?	Club: Diamond: Heart: Spade:	000 011 101 110
B.	A message about the suit of a card is sent using the encoding shown at	Heart:	00000
	the right. Give an example of a 5-bit received message with an	Diamond:	11001
	uncorrectable single-bit error or write NONE if all single-bit errors can	Spade:	10111
	be corrected.	Club:	01011

C. The MIT baseball coach likes to record the umpire's call for each pitch (one of "strike", "ball" or "other"). Worried that bit errors might corrupt the records archive, he proposes using the following 5-bit binary encoding for each of the three possible entries:

Strike	11111
Ball	01101
Other	00000

Using this encoding what is the largest number of bit errors that be *detected* when examining a particular record? The largest number of bit errors that can be *corrected*?

D. When transmitting the information about EECS majors over a noisy communication link, the department has chosen to use the 7-bit encoding shown on the right in the hopes that they'll be able to correct multiple-bit errors during transmission. Using this code, how many bit errors in a message about a single major will the receiver be able to correct?
6-1: 0101010
6-2: 1001100
6-3: 0110001
6-7: 1010010

Symbol	p(symbol)	encoding
α	0.5	00000
β	0.125	11100
γ	0.25	11011
δ	0.125	10111

E. We wish to transmit messages comprised of the four symbols shown below with their associated probabilities and 5-bit fixed-length encoding

If we transmit messages using the 5-bit fixed-length encoding shown above, will it be possible to perform single-bit error detection and correction at the receiver?

 F. What is the Hamming distance between the encodings for A and B? Using an encoding scheme with this Hamming distance, how many bits of error can be detected? How many bits of error can be corrected?
 A: 010010 B: 110101 An internet Sudoku gaming site transmits messages containing nine data bits and seven parity bits, arranged in a rectangle as follows:

D <sub>00</sub>	D <sub>01</sub>	D <sub>02</sub>	P <sub>0x</sub>
D <sub>10</sub>	<b>D</b> <sub>11</sub>	D <sub>12</sub>	$P_{1x}$
D <sub>20</sub>	D <sub>21</sub>	D <sub>22</sub>	P <sub>2x</sub>
P <sub>x0</sub>	P <sub>x1</sub>	P <sub>x2</sub>	P <sub>xx</sub>

Each  $D_{ij}$  in the above diagram indicates a data bit, equally likely to be a 0 or 1. Each  $P_{ix}$  and  $P_{xj}$  is an odd parity bit chosen to make the total number of 1s in the i<sup>th</sup> row or j<sup>th</sup> column, respectively, odd.  $P_{xx}$  is an odd parity bit chosen to make the total number of 1s in the entire transmission odd. Thus in an error-free transmission, the total number of 1s in 4-bit columns 0 thru 2 and 4-bit rows 0 thru 2, as well as in the entire 16-bit transmission, is odd.

Note that each 9-bit data word determines a unique 16-bit *valid codeword* to be transmitted.

G. What is the minimum Hamming distance between valid codewords? [Hint: flipping one bit of the data word changes how many bits of the codeword?]

Each of the following represents a transmission received, with at most a single-bit error. For each message, circle the bit, if any, that was changed due to a transmission error.

I.

K.

×		r	
Ŀ	_		
T		L.	

1	0	1	1
0	1	1	1
٦	1	0	1
1	1	1	1

1

0

1

0

0

1

0

0

1

0

1

1

0

1

1

0	1	0	(
1	0	1	
0	1	1	

01

J.

Computation Structures

# The Digital Abstraction Worksheet

Signaling:

- Analog: each processing step accumulates noise
- Digital: each processing step restores output to a valid digital level





2) Note that the center white region is taller than it is wide ( $V_{OH}$ - $V_{OL}$  >  $V_{IH}$ - $V_{IL}$ ). Net result: combinational devices must have GAIN > 1 and be NONLINEAR.

## Problem 1.

Ms. Anna Logge, founder at a local MIT start-up, has developed a device to be used as an inverter. Anna is considering the choice of parameters by which her logic family will represent logic values and needs your help.

The voltage transfer curve of a proposed inverter for a new logic family is shown to the right (spare copies of this diagram can be found below).

Several possible schemes for mapping logic values to voltages are being considered, as summarized in the incomplete table below. **Recall that Noise Immunity (last row) is defined as the lesser of the two noise margins**.

Complete the table by filling in missing entries. Choose each value you enter so as to maximize the noise margins of the corresponding scheme. If the numbers in a scheme can't be completed such that the device functions as an inverter with positive noise margins, put an X in the entries for that column.



(complete table – 10 entries)

	Scheme A	Scheme B	Scheme C
V <sub>OL</sub>			1
V <sub>IL</sub>	2	1	0.5
V <sub>IH</sub>		3	
V <sub>OH</sub>			
Noise Immunity			

LNI's Possible Logic Mappings:

**V**OUT







# Problem 2.

The following are voltage transfer characteristics of single-input, single-output devices to be used in a new logic family:



Your job is to choose a single set of signaling thresholds  $V_{OL}$ ,  $V_{IL}$ ,  $V_{OH}$ , and  $V_{IH}$  to be used with both devices to give the best noise margins you can. Recall that the VTC can touch the edge of the forbidden regions but not pass through those regions. Fill in your answers below, together with the resulting noise margins. You'll get partial credit for anything that works with nonzero noise margins; for full credit, maximize the noise immunity (i.e., the smaller of the two noise margins).

	• IH • OH
Low Noise Margin =	High Noise Margin =

# Problem 3.

Massachusetts Instruments manufactures the XYZZY family of combinational logic devices, which have the following specifications:

- When signaling a "0" on a device output, XYZZY devices are guaranteed to produce an output voltage of 0.875 ± 0.075 volts.
- When signaling a "1" on a device output, XYZZY devices are guaranteed produce an output voltage of  $1.525 \pm 0.075$  volts.
- XYZZY device inputs compare the incoming voltage against a logic threshold  $V_{TH}$ . Input voltages less than or equal to  $V_{TH} - 0.05V$  are guaranteed to be interpreted as "0". Input voltages greater than or equal to  $V_{TH} + 0.05V$  are guaranteed to be interpreted as "1".  $V_{TH}$  is an internal voltage in the range  $1.2 \pm .1$  volts.
- (A) Please give the appropriate values for the four digital signaling thresholds:

V <sub>OL</sub> (volts):	
VII. (volts):	
V (volts).	
V <sub>он</sub> (volts):	

(B) The noise immunity of a signaling specification is the minimum of the two noise margins. What is the noise immunity of your signaling specification?

Noise immunity (volts): \_\_\_\_\_

### Problem 4.

The following are voltage transfer characteristics of devices to be used in a new logic family as an inverter and buffer, respectively:



Your job is to choose a single set of signaling thresholds  $V_{on}$ ,  $V_{n}$ ,  $V_{on}$ , and  $V_{m}$  to be used with both devices to give the best noise margins you can. Recall that the VTC can touch the edge of the forbidden regions but not pass through those regions. Fill in your answers below, together with the resulting noise margins. You'll get partial credit for anything that works with nonzero noise margins; for full credit, maximize each of the noise margins.

 $V_{oL} = \_$   $V_{IL} = \_$   $V_{IH} = \_$   $V_{oH} = \_$ 



# Problem 5.

The voltage transfer curve for an NMOS inverter is shown to the right.

The manufacturer decided to crowd-source the digital signaling specifications for the NMOS inverter and has received some suggestions for  $V_{OL}$ ,  $V_{IL}$ ,  $V_{IH}$ , and  $V_{OH}$ , presented below in tabular form. For each suggested specification determine if the NMOS inverter above would be a legitimate combinational device obeying the static discipline with non-zero positive noise margins. If it is a legitimate combinational device, give the noise immunity of the inverter (the smaller of the low and high noise margins) when operating under that specification. If the inverter wouldn't be a legitimate combinational device, please write NOT LEGIT in the rightmost column.



#### Fill in rightmost column for each suggested specification.

Suggestion	V <sub>OL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>OH</sub>	Noise immunity, or NOT LEGIT
#1	0.00	0.50	1.50	2.00	
#2	0.25	0.75	1.25	1.75	
#3	0.50	0.75	1.25	1.50	
#4	0.75	0.50	1.75	1.50	

# Problem 6.

A new family of logic devices uses signaling voltages in the range -1V to +1V. One proposed assignment of our voltage specification is shown below.



- (A) The *noise immunity* of a signaling specification is the smaller of the two noise margins. What is the noise immunity for the signaling scheme proposed above?
- (B) The output voltage of an inverter is measured to be 0.9V in the steady state. The inverter is a combinational device obeying the signaling specification shown above. What is the best characterization of the steady-state input voltage  $V_{IN}$  of the inverter when the measurement was made?

# Problem 7.

Ivan Idea, a resident of Chelyabinsk who's been watching the 6.004 videos on YouTube, was inspired to attach electrodes to opposite ends of a meteor fragment that came through his roof and produce a voltage transfer curve (VTC) of the resulting device, which is shown below.



Amazingly all the "corner points" of the VTC fall on the 0.5V grid.

Ivan is hoping he can sell his device as the world's only extraterrestrial combinational inverter and has provided the table below suggesting possible voltage thresholds to achieve 0.3V noise margins. He's happy to report that for any input voltage, the output voltage becomes stable within 1ns of the application of a new, stable input voltage. For each proposed specification please circle "YES" if the device obeys the static discipline and "NO" if it does not.

## Circle YES or NO for each proposal below

	V <sub>OL</sub>	$V_{\text{IL}}$	$V_{\mathrm{IH}}$	V <sub>OH</sub>	Obeys static discipline?
Specification #1	0.1	0.4	4.6	4.9	YES NO
Specification #2	0.6	0.9	4.1	4.4	YES NO
Specification #3	1.1	1.4	3.6	3.9	YES NO

# Problem 8.

Consider a device whose voltage transfer characteristic is specified as a function of the supply voltage V as follows

Note that the device has a sharp (infinite gain) threshold at 0.5V.

(A) Using this device as an inverter, if  $V_{OL}$  is chosen to be 0.2V, what value for  $V_{IH}$  will maximize the high noise margin?



(B) What is the maximum noise immunity that can be realized using this device as an inverter, with an appropriately chosen signaling specification?

(C) Suppose manufacturing variations for the above device now allow the threshold voltage to vary between 0.4V and 0.6V, rather than always being 0.5V exactly. If the signaling specifications were adjusted to accommodate this variation, what would be the maximum possible noise immunity?

Problem 9.



Organic Logic, Inc., is a Cambridge startup that has developed an interesting device built using unidentified organic sludge from the depths of the Charles river; they would like to use it to perform logic functions. Their device, termed a Slime Gate, has two inputs A and B, and one output C (in addition to power and ground connections):

With a 3 volt power supply, they have noted that Slime Gates reliably behave as follows:

- The output C is always in the range 0 volts < C < 3 volts.
- When either (or both) A or B has been less than 1 volt for a nanosecond or more, the voltage at C is greater than 2.5 volts.
- When A and B have both been more than 2 volts for at least a nanosecond, C carries a voltage of less than 0.5 volts.

Aside from the above constraints, the voltage at C is generally unpredictable; it varies widely between individual Slime Gate devices.

As an O.L.I. consultant, you have proposed the following circuit as an inverter in the evolving family of Slime Gate logic:





V<sub>0L</sub>: \_\_\_\_; V<sub>1L</sub>: \_\_\_\_; V<sub>1H</sub>: \_\_\_\_; V<sub>0H</sub>: \_\_\_\_\_

(B) (2 points) Give appropriate specifications for the propagation delay for this inverter.

t<sub>PD</sub>: \_\_\_\_\_ ns

Computation Structures

# **CMOS Technology Worksheet**

# **Concept Inventory:**

- PFET, NFET: voltage controlled switches
- CMOS composition rules: complementary pullup and pulldown
- CMOS gates are naturally inverting
- t<sub>PD</sub> and t<sub>CD</sub> timing specifications
- Lenient gates

## Notes:



We want *complementary* pullup and pulldown logic, i.e., the <u>pulldown</u> should be "on" when the <u>pullup</u> is "off" and vice versa.

			Power supply
pullup	pulldown	F(inputs)	Pullup
on	off	driven "1"	→ circuit
off	on	driven "0"	inputs output
on	on	driven "X"	$\rightarrow$ Pulldown circuit
off	off	no connection	↓ V
			Ground

# CMOS gates are naturally inverting:

- Rising input (0 to 1): NFETs turn on, PFETs turn off; if output changes, it falls (1 to 0)
- Falling input (1 to 0): NFETs turn off, PFETs turn on; if output changes, it rises (0 to 1)

## Timing:

٠

- t<sub>PD</sub> (propagation delay): how long after inputs are stable and valid until outputs are stable and valid = max over all paths from input to output (sum of component t<sub>PD</sub> along path)
  - t<sub>PD</sub> specification is an upper bound on all measured propagation delays
- $t_{CD}$  (contamination delay): how long output stays valid after inputs go invalid =
  - min over all paths from input to output (sum of component  $t_{CD}$  along path)
    - $\circ$  t<sub>CD</sub> specification is a lower bound on all measured contamination delays

# Lenient gate:

- If a subset of a lenient gate's inputs is suffice to guarantee an specific output value (i.e., the values of the other inputs don't matter in this case), then the output will remain valid and stable by transitions on the irrelevant inputs.
- CMOS gates are naturally lenient

NOR: A B	Z	Lenient	A B	Z	Α
$\begin{array}{ccc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array}$	1 0 0 0	NOR:	0 0 X 1 1 X	1 0 0	B Z

# Problem 1.

(A) Which of the above CMOS pulldown circuits would implement F if the corresponding complementary pullup circuit was also provided? For each pulldown, select Yes if it is a valid pulldown for F, and No if it is not a valid pulldown for F.

PD1 (Yes/No):	┢
PD2 (Yes/No):	
PD3 (Yes/No):	-
PD4 (Yes/No):	$\left  \right $
PD5 (Yes/No):	
	ſ
	ľ

Α	В	C	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0



(B) Are all the implementations you selected for part (A) lenient?

All lenient (Yes/No): \_\_\_\_\_

# Problem 2.

(A) A single CMOS gate, consisting of an output node connected to a single PFET-based pullup circuit and a single NFET-based pulldown circuit (as described in lecture) computes F(A, B, C, D). It is observed that F(1, 0, 1, 0) = 1. What can you say about the following values?

(circle one) F(0, 0, 1, 0) = : 0 ... 1 ... (can't say)

(circle one) F(1, 1, 1, 0) = : 0 ... 1 ... (can't say)

(circle one) F(1, 1, 1, 1) = : 0 ... 1 ... (can't say)

(B) The Boolean function F(A,B,C) can be implemented using a *single* CMOS gate operating as a combinational device that obeys the static discipline. It's known that F(1,1,0) = 1 and F(0,1,1) = 0. What can be determined about the value of F in the following cases? Please circle one of "0", "1" or "Can't tell".

(circle one) F(1,0,0) =	0	•••	1	•••	Can't tell
(circle one) F(1,0,1) =	0	•••	1	•••	Can't tell
(circle one) F(1,1,1) =	0	•••	1	•••	Can't tell

(C) A single CMOS gate, consisting of an output node connected to a single pullup circuit containing one or more PFETs and a single pulldown circuit containing one or more NFETs (as described in lecture), computes F(A,B). F has the property that for all A,  $F(A,0) = \overline{F(A,1)}$ . What can you say about the value of F(1,0)?

(circle one):  $F(1,0) = 1 \dots 0 \dots$  can't tell

# Problem 3.

For each of the functions F and G, if the function can be implemented using a **single CMOS gate**, please draw the corresponding single CMOS gate. If it cannot be implemented using a single CMOS gate, then write NONE. For full credit use a minimum number of FETs.

Α	B	C	F	G
0	0	0	1	1
0	0	1	1	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0

Draw CMOS implementation of F(A,B,C) below or write NONE if F cannot be implemented as single CMOS gate.	Draw CMOS implementation of G(A,B,C) below or write NONE if G cannot be implemented as single CMOS gate.

#### Problem 4.

Consider the Boolean function that has the truth table shown to the right; a possible implementation as a combinational circuit is shown in the schematic below. You may assume that the NOR2 and NAND2 components are combinational.



(A) Using the timing specifications shown above for NOR2 and NAND2, compute the contamination and propagation delay for the implementation of H shown above.

timing for H (ns):  $t_{CD}$ =\_\_\_\_\_  $t_{PD}$ =\_\_\_\_

(B) Can H be implemented as a single CMOS gate (only PFETs in the pullup circuit, only NFETs in the pulldown circuit)? If so draw the MOSFET schematic for H to the right, otherwise write "NO".

#### Draw schematic or write "NO"

#### Problem 5.

A gate-level schematic is shown below. Using the  $t_{CD}$  and  $t_{PD}$  information for the gate components shown in the table below, compute  $t_{CD}$  and  $t_{PD}$  for the circuit.



#### **Compute timing specs:**



Η

1

0

В С

0

1 1 1

1 0 1

1

0 1

1 1

0

0 1

1 0

1

А

0

 $t_{PD} = \__ns$ 

Gate	t <sub>CD</sub>	t <sub>PD</sub>
INV	0.1ns	1.0ns
NAND2	0.2ns	1.5ns
NAND3	0.3ns	1.8ns
XOR2	0.6ns	2.5ns

# Problem 6.

A minority gate has three inputs (call them A, B, C) and one output (call it Y). The output will be 0 if two or more of the inputs are 1, and 1 if two or more of the inputs are 0.

In the space below, draw the *pulldown* circuit for a single CMOS gate that implements the minority function, using the minimum number of NFETs. You needn't draw the *pullup* circuit.

If you're convinced that the function cannot be implemented as a single CMOS gate, give a brief, convincing explanation.

#### Can it be implemented as single CMOS gate? Circle one: YES can't tell NO

## Problem 7.

In his bid for the Lemelson Prize, Ben Bitdiddle has invented the "flexible gate," a single CMOS gate that implements different functions depending how its inputs are wired up. The FlexGate® (see figure at right) uses 6 PFETs in its pullup circuit and 6 NFETs in its pulldown circuit.

Each of the FlexGate's twelve inputs can connected to an input signal (X, Y, ...), GND (logical "0") or VDD (logical "1"). To show off its versatility, Ben has asked you to show how to hook up the inputs so the FlexGate computes several different functions whose Boolean equations are given below. Associated with each equation is a table with 12 entries; in each cell of the table please write an input name, GND or VDD as appropriate. Note that there may be several possible implementations for each of the three functions – any correct answer will be acceptable. Hint: there should be an entry in each cell, i.e., a connection should be specified each input!





Fill in tables below or mark with "X"

OUT =	$X \cdot Y$
-------	-------------

input	LEFT	RIGHT
А		
В		
С		
D		
Е		
F		

 $OUT = \overline{X + Y + Z}$ 

input	LEFT	RIGHT
А		
В		
С		
D		
Е		
F		

OUT =	$\overline{X}$ +	$\cdot Y \cdot$	Z
001 -	<b>ZL</b> I	1	

input	LEFT	RIGHT
А		
В		
С		
D		
Е		
F		

# Problem 8.

The response of a combinational gate to a test input waveform is shown below. Each horizontal division of the plot represents 10 ps.



(A) Based on the figure below, what is an appropriate choice for the contamination delay of the gate?

(B) Based on the figure below, what is an appropriate choice for the propagation delay of the gate?

Computation Structures

**Combinational Logic Worksheet** 

# **Concept Inventory:**

- Truth tables  $\leftrightarrow$  sum-of-products equations
- implementation using NOT/AND/OR
- Demorgan's Law, implementation using NAND/NOR
- Simplification, truth tables w/ don't cares
- Karnaugh maps















6 004 Worksheet

# Problem 1.

Given a function F defined by the truth table to the right, provide a minimal sum-of-products expression for F. Hint: Use a Karnaugh Map.

minimal Sum of products Expression for 1.
---

# Problem 2.

(A)A correctly-formed CMOS gate implementing G(A,B,C) uses the pulldown circuit shown on the right. Please give a *minimal sum-of-products expression* for G(A,B,C). Hint: use a Karnaugh map!

Minimal sum-of-products expression for G(A,B,C):

(B) Is the function G(A,B,C) from part (B) universal? In other words, can we implement any Boolean function using combinational circuits built only from G gates and the Boolean constants 0 and 1?

	Α	В	С	D	F
	0	0	0	0	1
al	0	0	0	1	1
	0	0	1	0	1
	0	0	1	1	1
	0	1	0	0	1
	0	1	0	1	1
	0	1	1	0	1
	0	1	1	1	1
	1	0	0	0	1
	1	0	0	1	1
	1	0	1	0	1
	1	0	1	1	0
	1	1	0	0	1
	1	1	0	1	0
	1	1	1	0	1
	1	1	1	1	0



# Problem 3.

Consider the following truth table which defines two functions F and G of three input variables (A, B, and C).

Α	B	С	F	G
0	0	0	1	1
0	0	1	1	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	1
1	1	1	1	0





Give the **minimal sum of products** (minimal SOP) logic equation for each of the two functions. Then determine if the minimum sum of products expression would result in a **lenient** implementation of the function. If it does, then enter "**SAME**" for the lenient SOP expression. **If not**, specify what sum of products expression would result in a lenient implementation. Hint: Use Karnaugh maps above to determine the minimal sum of products.

Minimal sum of products F(A,B,C) = \_\_\_\_\_

Does minimal SOP for F result in a lenient circuit (circle one)? Yes No

If "No", give lenient SOP expression for F(A,B,C) = \_\_\_\_\_

Minimal sum of products G(A,B,C) = \_\_\_\_\_

Does minimal SOP for G result in a lenient circuit (circle one)? Yes No

If "No", give lenient SOP expression for G(A,B,C) = \_\_\_\_\_

# Problem 4.

You are trying to select pulldowns for several 3- and 4-input CMOS gate designs. The Pulldowns-R-Us website offers seven different pulldowns, given names PD1 through PD7, diagrammed below:



The web site explains that the customer can choose which inputs or constants (GND, VDD) are connected to each NFET, allowing their pulldowns to be used in various ways to build gates with various numbers of inputs. Since Pulldowns-R-Us charges by transistor, you are interested in selecting pulldowns using the minimum number of transistors for each of the 3-input gates you are designing.

For each of the following 3- and 4-input Boolean functions, choose the appropriate pulldown design, i.e., the one which, properly connected, implements that gate's pulldown using the *minimum number* of transistors. This may require applying Demorgan's Laws or minimizing the logic equation first. If none of the above pulldowns meets this goal, write "NONE".

(A)	$F(A,B,C) = \overline{A + (B \cdot C)}$	Choice or NONE:
(B)	$F(A,B,C) = A + \overline{B \cdot C}$	Choice or NONE:
(C)	$F(A,B,C) = (\overline{A} \cdot \overline{B}) + \overline{C}$	Choice or NONE:
(D)	$F(A,B,C,D) = \overline{A + C \cdot (B + D)}$	Choice or NONE:

# Problem 5.

You are trying to select pullups for several 3-input CMOS gate designs. The Pullups Galore web site offers seven different pullups, given names PU1 through PU7, diagrammed below:



The web site explains that the customer can choose which inputs are connected to each PFET, allowing their pullups to be used in various ways to build gates with various numbers of inputs. Since Pullups Galore charges by transistor, you are interested in selecting pullups using the minimum number of transistors for each of the 3-input gates you are designing.

For each of the following 3-input Boolean functions, choose the appropriate pullup design, i.e., the one which, properly connected, implements that gate's pullup using the *minimum number* of transistors. This may require minimizing the logic equation first. If none of the above pullups meets this goal, write "NONE".

(A)	F(A,B,C) = A + B + C	Choice or NONE:
(B)	$F(A,B,C) = \overline{A} + \overline{B \cdot C}$	Choice or NONE:
(C)	$F(A,B,C) = \overline{A+B\cdot C}$	Choice or NONE:
(D)	$F(A,B,C) = A + \overline{B \cdot C}$	Choice or NONE:
(E)	$F(A,B,C) = \overline{(A+B)} + \overline{(B+C)} + \overline{(A+C)}$	Choice or NONE:
(F)	$F(A,B,C) = \overline{(A+C) \cdot B}$	Choice or NONE:

### Problem 6.

Consider the Boolean function  $H(A, B, C) = \overline{A} + \overline{B} \cdot \overline{C} + A \cdot B \cdot \overline{C}$ . Its truth table is shown to the right and a possible implementation is shown in the schematic below. A B C H 0 0 0 1



(A) Give a minimal sum-of-products expression for H. A couple of scratch 3-input Karnaugh map templates are provided for your convenience.

# minimal sum-of-products expression for H: \_\_\_\_\_

	00	01	11	10
0				
1				

	00	01	11	10
0				
1				

(B) What is the largest number of product terms possible in a minimal sum-of-products expression for a 3-input, 1-output Boolean function?

Largest number of product terms possible: \_\_\_\_\_

	00	01	11	10
0				
1				

# Problem 7.

A minority gate has three inputs (call them A, B, C) and one output (call it Y). The output will be 0 if two or more of the inputs are 1, and 1 if two or more of the inputs are 0.

(A) Give a *minimal* **sum-of-products** Boolean expression for the minority gates output Y, in terms of its three inputs A, B, and C.

Minimal SOP expression: Y = \_\_\_\_\_

(B) Is a minority gate *universal*, in the sense that using only minority gates (along with constants 0 and 1) its possible to implement arbitrary combinational logic functions?

Universal? Circle one: YES can't tell NO

# Problem 8.

A 6.004 intern at Intel has designed the combinational circuit shown below. His boss can't figure out what it does and has asked for your help.



A	В	С	F(A,B,C)
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

(A) Please fill in the truth table for F(A,B,C) above.

#### Fill in truth table above

(B) Express F(A,B,C) in minimal sum-of-products form. Hint: use a Karnaugh map!

minimal sum-of-products expression for F(A,B,C) = \_\_\_\_\_

(C) The boss isn't quite sure what it means but he knows his engineers are always impressed if he asks "is the circuit universal?" Is it? Circle YES or NO.

F(A,B,C) universal? YES ... NO
(B) (1 Point) Is the FS(X,Y,B<sub>IN</sub>) circuit universal in the sense that 2-input NOR and 2-input NAND are universal? In other words, using only acyclic networks of FS circuits (perhaps with one or more of their inputs tied to "0" or "1"), can one implement any combinational logic function?

FS Universal: ... YES ... NO ...

(C) (2 Points) You're trying to build an implementation for the B<sub>OUT</sub> part of the FS circuit (see truth table above) but discover that the NITGFOC supply room only has 4-to-1 multiplexors in stock. In desperation, you call up your 6.004 TA who says "No problem! In fact, you can produce B<sub>OUT</sub> with just a single 4-to-1 mux: connect X to S1 and Y to S0, then hook each of the data inputs to the appropriate choice of '0', '1' or B<sub>IN</sub>." Using this hint, finish off the implementation shown below.

# Show connections for data inputs using only '0', '1' or $B_{\rm IN}$



The full subtractor (FS) implements a one-column binary subtraction of two bits (X and Y) producing their difference (D), accepting a borrow-in ( $B_{IN}$ ) from the previous column and producing a borrow-out ( $B_{OUT}$ ) for the next column. Numerically FS computes X–Y–B<sub>IN</sub> and encodes the possible answers (1, 0, -1, -2) using D and B<sub>OUT</sub> as shown in the truth table to the right.

(A) (2 Points) Give a sum-of-products expression for  $B_{OUT}$ .

Sum of products expression: B<sub>OUT</sub> = \_\_\_\_\_

6.004 Worksheet

Х	Y	BIN	D	BOUT
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

#### Problem 9.

#### Problem 10.

The 3-input Boolean function G(A,B,C) computes  $\overline{A} \cdot \overline{C} + A \cdot \overline{B} + \overline{B} \cdot \overline{C}$ .

- (A) How many 1's are there in the output column of G's 8-row truth table?
- (B) Give a minimal sum-of-products expression for G.
- (C) There's good news and bad news: the bad news is that the stockroom only has G gates. The good news is that it has as many as you need. Using only combinational circuits built from G gates, one can implement (choose the best response)
  - (A) only inverting functions
  - (B) only non-inverting functions
  - (C) any function (G is universal)
  - (D) only functions with 3 inputs or less
  - (E) only functions with the same truth table as G
- (D) Can a sum-of-products expression involving 3 input variables with greater than 4 product terms *always* be simplified to a sum-of-products expression using fewer product terms?

Computation Structures

**Sequential Logic Worksheet** 

#### **Concept Inventory:**

- D-latch & the Dynamic Discipline
- D-register
- Timing constraints for sequential circuits
- Set-up and hold times for sequential circuits









- $t_1 = t_{\text{CD,reg1}} + \underline{t}_{\text{CD,L}} \ge t_{\text{HOLD,reg2}}$
- $t_2 = t_{PD,reg1} + t_{PD,L} + t_{SETUP,reg2} \le t_{CLK}$









#### Problem 1.

Consider the following sequential logic circuit. It consists of one input IN, a 2-bit register that stores the current state, and some combinational logic that determines the state (next value to load into the register) based on the current state and the input IN.



(A) Using the timing specifications shown below for the XOR and DREG components, determine the shortest clock period,  $t_{CLK}$ , that will allow the circuit to operate correctly or write NONE if no choice for  $t_{CLK}$  will allow the circuit to operate correctly and briefly explain why.

Component	$t_{CD}$	$t_{PD}$	<i>t</i> <sub>SETUP</sub>	<i>t<sub>HOLD</sub></i>
XOR2	0.15ns	2.1ns	_	-
DREG	0.1ns	1.6ns	0.4ns	0.2ns

Minimum value for t<sub>CLK</sub> (ns): \_\_\_\_\_\_ or explain why none exists

(B) Using the same timing specifications as in (A), determine the setup and hold times for IN with respect to the rising edge of CLK.

t<sub>SETUP</sub> for IN with respect to CLK<sup>↑</sup> (ns): \_\_\_\_\_

t<sub>HOLD</sub> for IN with respect to CLK<sup>↑</sup> (ns): \_\_\_\_\_

(C) One of the engineers on the team suggests using a new, faster XOR2 gate whose  $t_{CD} = 0.05$ ns and  $t_{PD} = 0.7$ ns. Determine a new minimum value for  $t_{CLK}$  or write NONE and explain why no such value exists.

Minimum value for t<sub>CLK</sub> (ns): \_\_\_\_\_\_ or explain why none exists

#### Problem 2.

Consider the following sequential logic circuit. It consists of three D registers, three different pieces of combinational logic (CL1, CL2, and CL3), one input IN, and one output OUT. The propagation delay, contamination delay, and setup time of the registers are all the same and are specified below each register. The hold time for the registers is NOT the same and is specified in bold below each register. The timing specification for each combinational logic block is shown below that logic.



(A) (1 point) What is the smallest value for the t<sub>CD</sub> of CL2 that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for t<sub>CD</sub> of CL2 (ns): \_\_\_\_\_

(B) (2 points) What is the smallest value for the period of CLK (i.e., t<sub>CLK</sub>) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for t<sub>CLK</sub> (ns): \_\_\_\_\_

(C) (2 points) What are the smallest values for the setup and hold times for IN relative to the rising edge of CLK that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Setup time for IN (ns): \_\_\_\_\_

Hold time for IN (ns): \_\_\_\_\_

(D) (2 points) What are the propagation delay and contamination delay of the output, OUT, of this circuit relative to the rising edge of the clock?

t<sub>PD</sub> for OUT (ns): \_\_\_\_\_

t<sub>CD</sub> for OUT (ns): \_\_\_\_\_

#### Problem 3.

Here's a schematic for a 3-bit loadable down-counter, which uses a ripple decrementer as a building block:



(A) Using the contamination delays (t<sub>CD</sub>), propagation delays (t<sub>PD</sub>), setup times (t<sub>S</sub>), and hold times (t<sub>H</sub>) shown in the table above, please compute the minimum value for the clock period (t<sub>CLK</sub>) for which the circuit will work correctly.

minimum value for t<sub>CLK</sub> (ns): \_\_\_\_\_

(B) What are the appropriate values for the setup  $(t_s)$  and hold  $(t_H)$  times for the LD input with respect to the rising edge of the clock?

setup time (t<sub>s</sub>) for LD: \_\_\_\_\_

hold time (t<sub>H</sub>) for LD: \_\_\_\_\_

(C) What is the  $t_{PD}$  for the Zero output with respect to the rising edge of CLK?

t<sub>PD</sub> for Zero (ns): \_\_\_\_\_

#### Problem 4.

Consider the following sequential logic circuit. The timing specifications are shown below each component. Note that the two registers do NOT have the same specifications.



(A) What are the smallest values for the setup and hold times for IN relative to the rising edge of CLK that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Setup time for IN (ns): \_\_\_\_\_

Hold time for IN (ns): \_\_\_\_\_

(B) What is the smallest value for the period of CLK (i.e., tCLK) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for tCLK (ns): \_\_\_\_\_

(C) What is the smallest for the tCD of R1 that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for tCD of R1 (ns): \_\_\_\_

(D) Suppose two of these sequential circuits were connected in series, with the OUT signal of the first circuit connected to the IN signal of the second circuit. The same CLK signal is used for both circuits. Now what is the smallest value for the period of CLK (i.e., tCLK) that will guarantee the dynamic discipline is obeyed for all the registers in the circuit?

Smallest value for tCLK (ns): \_\_\_\_\_

#### Problem 5.

It is often useful to make clocked devices that count in binary, and a simple building block for such binary counters is the toggle flipflop whose symbol is shown on the right. It is a clocked device, hence the clock input indicated by the triangle on its lower-left edge. The other input, T (for *toggle*), may be set to one to cause the TFlop to flip its state (the Q output) from 0 to 1 or vice versa on the next active (positive)



clock edge. If T is zero at an active clock edge, the state of the TFlop remains unchanged. We assume that the initial state of each TFlop at power-up is Q=0; more sophisticated versions might feature a *Reset* input to force a Q=0 state.



A TFlop may be implemented using a D flipflop like the ones developed in lecture together with an XOR2 gate, as shown to the left.

As is our convention for clocked devices, we would like to specify timing specs for the TFlop as  $t_{CD}$ ,  $t_{PD}$ ,  $t_{SETUP}$ , and  $t_{HOLD}$ , all measured relative to the active (positive) clock edge.

(A) The timing specifications for the components are shown in the table below. Give appropriate values for the timing specifications of the TFlop implementation shown above.

t <sub>PD</sub> :ps	t <sub>HOLD</sub>	<i>t</i> <sub>SETUP</sub>	$t_{PD}$	$t_{CD}$	Component
	-	—	400ps	40ps	XOR2
t <sub>SETUP</sub> :ps	40ps	80ps	300ps	100ps	DREG
t <sub>HOLD</sub> :ps					

(B) Suppose we connect the T input of a single TFlop to 1 (i.e.,  $V_{DD}$ ) and try to clock it at its maximum rate. What is the minimum clock period we can use and expect the TFlop to perform properly?



#### Minimum clock period for correct operation: ps

We next consider the use of four TFlops to make a 4-bit ripple-carry counter as shown to the left. Assume that the TFlops share a common clock input (not shown) with an appropriate period, and that all TFlops have an initial Q=0 state.

(C) Suppose we run this circuit for a large number, N, of clock cycles. For approximately how many of the N active clock edges would you expect the T input to the topmost TFlop to be 1?

#### Topmost T=1 occurrences in N cycles:

(D) If the AND2 gates have  $t_{PD}$  =200ps and  $t_{CD}$  =40ps, what is the minimum clock period we can use for the 4-bit counter?

Minimum clock period for correct operation: \_\_\_\_\_ps

t<sub>CD</sub>:

ps

Computation Structures **Finite State Machines Worksheet** 

#### **Concept Inventory:**

- State transition diagrams & FSM truth tables
- Register & ROM implementation
- Equivalent FSMs; equivalent state reduction
- Metastability: causes and cures

Notes:

IN.

Ν



Arcs leaving a state must be (1) mutually exclusive, and (2) collectively exhaustive.

ROM

CLK

FSMs are EQUIVALENT if and only if every inputs sequence yields identical output sequences.

Two states are equivalent if

- 1. both states have identical outputs, AND
- 2. every input transitions to equivalent states.



OUT

Ν

#### Problem 1.

(A) For each of the following FSMs please indicate if they are or are not well formed. Note that the state names have been omitted for clarity; you may assume the state names are unique.



(B) Given the partially completed truth table and FSM diagram below. Complete all the missing entries in the truth table and the FSM diagram. The FSM is a Moore machine, i.e., the Out signal is determined only by the current state. In each state circle, the top entry is  $S_1S_0$  and the bottom entry is the value of Out. Make sure that you have labeled all missing states, inputs, and outputs, and that you have added and labeled any missing transitions in the FSM.

<b>S1</b>	<b>S0</b>	In	<b>S1'</b>	S0'	Out
0	0	0			0
0	0	1	1	0	
0	1	0			
0	1	1	1	0	
1	0	0	1	1	1
1	0	1			
1	1	0	0	1	0
1	1	1	0	0	0



(C) If this FSM is implemented using a 2-bit state register and a ROM, what size ROM would be needed? Please specify the number of locations (entries) of the ROM, and the width of each entry.

Number of locations in ROM: \_\_\_\_\_

Width of each ROM entry (bits): \_\_\_\_\_

### Problem 2.

Consider the sequential logic circuit to the right, which implements an FSM with a single data input IN and single data output OUT. Assume that all signal transitions are timed so that the dynamic discipline is satisfied at each register.



Please describe the operation of the FSM by filling in both the state transition diagram and the truth table shown below. The two-digit state names in the state transition diagram are S0,S1, the logic values present at the outputs of REG0 and REG1 after the rising edge of the clock. In the truth table, S0' and S1' are the values that will loaded into REG0 and REG1 at the next rising clock edge.



#### Fill in state transition diagram and truth table

S0	<b>S</b> 1	IN	S0'	S1'	OUT
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

#### Problem 3.

A "Thingee" is a clocked device built out of 3 interconnected components, each of which is known to be a 4-state FSM. What bound, if any, can you put on the number of states of a Thingee?

Max # of states, or "Can't Tell":

#### Problem 4.

Consider the 1-input, 1-output finite state machine with the state transition diagram shown below. Note that the single output P only depends on the current state of the FSM.



(A) (1 Point) The FSM has been processing inputs for a while and we would like to determine its current state. After entering three additional inputs "000", we observe that we have reached a state where P=0. Please circle the possible values for the state *before* the additional three inputs were entered.

#### Possible values for state before: S1 S2 S3 S4 S5

(B) (2 Points) Assume that the states are represented by the 3-bit binary values given on the left below. Please fill in the appropriate entries for the partial truth table shown on the right where S is the current state, I is the input value, S' is the next state, P is the output value

State	Encoding
S1	001
S2	010
S3	011
S4	100
S5	101

S	Ι	S'	Р
011	0		
011	1		
100	0		
100	1		

#### Fill in partial truth table

(C) Please identify which, if any, states are equivalent. For example, if states S1, S2, and S4 are equivalent, please write "(S1,S2,S4)". You may need multiple parenthesized lists if more than one set of states is equivalent.

#### Equivalent states: \_\_\_\_\_

#### Problem 5.

Perfectly Perplexing Padlocks makes an entry-level electronic lock, the P3b, built from an FSM with two bits of state. The P3b has two buttons ("0" and "1") that when pressed cause the FSM controlling the lock to advance to a new state. In addition to advancing the FSM, each button press is encoded on the B signal (B=0 for button "0", B=1 for button "1"). The padlock unlocks when the FSM sets the UNLOCK output signal to 1, which it does whenever—and only whenever—the last 3 button presses correspond to the 3-digit combination. The combination is unique, and will open the lock independently of the starting state. Unfortunately the design notes for the P3b are incomplete.



<b>S</b> <sub>1</sub>	S <sub>0</sub>	B	<b>S'</b> <sub>1</sub>	<b>S'</b> <sub>0</sub>	U
0	0	0	1	1	0
0	0	1	0	0	0
0	1	0			1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	1			0
1	1	0			0
1	1	1			0

(A) (1 Point) What is the 3-bit combination for the lock?

lock combination:

- (B) (5 Points) Using the specification and clues from the partially completed diagrams above fill in the information that is missing from the state transition diagram and its accompanying truth table. When done:
  - each state in the transition diagram should be assigned a 2-bit state name  $S_1S_0$  (note that in this design the state name is *not* derived from the combination that opens the lock),
  - the arcs leaving each state should be mutually exclusive and collectively exhaustive,
  - the value for U should be specified for each state, and
  - the truth table should be completed.

(complete above transition diagram and table)

#### Problem 6.

Below is a state transition diagram for a 4-state FSM with a single binary input B. The FSM has single output – a light that is "on" when the FSM is in states "E" or "S". The starting state, "W", is marked by the heavy circle.



(A) (1 Point) Does this FSM have a set or sets of equivalent states that can be merged to yield an equivalent FSM with fewer states?

#### 

(B) (5 Points) Please fill in as many entries as possible in the following truth table for the FSM. The *light* output is a function of the current state and should be 1 when the light is "on" and 0 when it's "off."

<b>S1</b>	<b>S0</b>	B	<b>S1'</b>	<b>S0'</b>	light
0	0	0			
0	0	1			
0	1	0	0	0	1
0	1	1	1	0	1
1	0	0			
1	0	1			
1	1	0			
1	1	1			

#### Problem 7.

The following circuit has two inputs (A, CLK) and four outputs (W, X, Y Z). The CLK signal is square wave with a period  $t_{CLK}=1$ us. The A signal makes a single  $0\rightarrow 1$  transition but the timing of the transition is close to (within a few ns of) the active CLK edge, ignoring dynamic discipline. All the devices are lenient and have the same propagation delay  $t_{PD}=10$ ns.

In a test involving a large number of trials, the Z output has been examined 100ns after an active CLK edge (and when *both CLK and A have been stable for many propagation delays*); at this time, Z was found to be invalid P times. In the same test, what would you expect to observe at the other outputs 100ns after the CLK edge? For each output, circle one of

**LESS RELIABLE** if you would expect the output to be **invalid** appreciably **more** than P times; **EQUALLY RELIABLE** if you would expect the output to be **invalid** about P times; or **MORE RELIABLE** if you would expect the output to be **invalid** appreciably **less** than P



Computation Structures

# **Pipelined Circuits Worksheet**

#### **Concept Inventory:**

- Latency & throughput
- Pipelined circuits & conventions
- Pipeline diagrams
- Pipelining methodology: contours
- Pipelined components; interleaving

#### Notes:

Latency: the delay from when an input is established until the output associated with the input becomes valid.

- Combinational circuits:  $L = t_{PD}$
- K-pipeline:  $L = K^* t_{CLK}$

Throughput: the rate at which inputs or outputs are processed.

- Combinational circuits: T = 1/L
- K-pipeline:  $T = 1/t_{CLK}$









Pipelining methodology:

- Form 1-pipeline by adding registers to all outputs
- To add a pipeline stage, draw contour across all paths from inputs to outputs such that it doesn't cross other contours and all inputoutput paths cross the contour in the same direction. This ensures the pipeline is wellformed (same # of registers on all inputoutput paths). A K-pipeline has K registers on all input-output paths.
- Contours must take into account pipelined or interleaved components. An N-way interleaved component behaves like Npipeline.



Problem 1.

A simple combinational circuit is to be pipelined for **maximum throughput using a minimal number of registers**. For each of the questions below, please create a valid K-stage pipeline. **Show your pipelining contours** and place large black circles (•) on the signal arrows to **indicate the placement of ideal pipeline registers** (tPD=0, tSETUP=0). Give the latency and throughput for each design. Remember that our convention is to place a pipeline register on each output.



#### Problem 2.

The following 1-stage pipelined circuit computes Z from the four inputs A, B, C, and D. Each component is annotated with its propagation delay in ns.



(A) Please pipeline the circuit above for maximum throughput with the minimum possible latency using ideal pipeline registers ( $t_{PD} = 0$ ,  $t_{SETUP} = 0$ ). Show the location of pipeline registers in the diagram above using filled-in circles, like the one shown on the Z output. Please give the latency and throughput of the resulting pipelined circuit.

Latency (ns)? \_\_\_\_\_

Throughput (1/ns)? \_\_\_\_\_

(B) Now suppose the "3" component is replaced by a two-way interleaved component with a minimum t<sub>CLK</sub> of 1.5ns. Recall that a two-way interleaved component behaves like a 2-stage pipelined component. Again, please pipeline the circuit below for maximum throughput with the minimum possible latency using ideal pipeline registers. Show the location of pipeline registers in the diagram below using filled-in circles, like the one shown on the Z output. Please give the latency and throughput of the resulting pipelined circuit.



#### Problem 3.

An unidentified government agency has a design for a combinational device depicted below:



Although you don't know the function of each of the component modules, they are each combinational and marked with their respective propagation delays. You have been hired to analyze and improve the performance of this device.

(A) (1 Point) What are the throughput and latency for the unpipelined combinational device?

Latency: \_\_\_\_\_ns; Throughput: \_\_\_\_\_\_ns<sup>-1</sup>

(B) (4 Points) Show how to pipeline the above circuit for maximum throughput, by marking locations in the diagram where registers are to be inserted. Use a minimum number of registers, but be sure to include one on the output. Assume that the registers have 0 t<sub>PD</sub> and t<sub>SETUP</sub>.

(mark register locations in diagram above)

(C) (1 Point) What are the latency and throughput of your pipelined circuit?

Latency: \_\_\_\_\_ns; Throughput: \_\_\_\_\_\_ns<sup>-1</sup>

#### Problem 4.

The following circuit uses six full adder modules (as you've seen in lecture and lab) arranged in a combinational circuit that computes a 3-bit value F=A+B+5 for 3-bit inputs A and B:



The full adders have a  $t_{PD}$  of 6ns.

(A) Give the latency and throughput of the combinational circuit.

Latency: \_\_\_\_\_ns; Throughput: \_\_\_\_\_

(B) Indicate, on the above diagram, appropriate locations to place ideal (zero-delay) registers to pipeline the circuit for *maximum throughput* using a *minimum number of registers*. Be sure to include a register on each output.

(mark circuit above)

(C) Give the latency and throughput of your pipelined circuit.

Latency: \_\_\_\_\_ns; Throughput: \_\_\_\_\_

#### Problem 5.

(A) You are provided with the circuit shown below. Each box represents some combinational logic. The number in each box is the  $t_{PD}$  of that combinational logic. The circuit has two inputs, X and Y, and one output Out. Pay close attention to the direction of the arrows especially the arrows shown in **bold**. What is the latency and throughput of this combinational circuit?



(B) Draw contours through the circuit above to produce a valid pipelined circuit whose  $t_{CLK} =$ 9ns with minimum latency. Extra copies of the diagram are included below. Please use a large dot to indicate the location of each pipeline register. Assume that you have ideal pipeline registers ( $t_{PD}=t_{CD}=t_{Setup}=t_{Hold}=0$  ns). Pay close attention to the direction of each arrow to ensure that you produce a valid pipeline. What is the latency and throughput of this pipelined circuit?



Throughput (1/ns): \_\_\_\_\_



(C) You are now asked to consider the performance of this circuit using different clock periods while achieving the minimum latency. For each suggested  $t_{CLK}$ , specify whether or not you can create a **valid** pipelined circuit using that clock period. If you can, then provide the latency and throughput of the resulting circuit and specify the number of registers at each input. If it results in an invalid pipeline, enter NA for the rest of the row.

Extra copies of the circuit diagram are provided below.

t <sub>CLK</sub>	Valid/Invalid	Latency (ns)	Throughput (1/ns)	Pipeline registers at input X	Pipeline registers at input Y
6 ns					
7 ns					



#### Problem 6.

A complex combinational circuit is constructed entirely from 2-input NAND gates having a propagation delay of 1 ns. If this circuit is pipelined for maximal throughput by adding (non-ideal) registers whose setup time and propagation delay are each 1 ns, what is the throughput of the resulting pipeline? Enter a number, a formula, or "CAN'T TELL".

Throughput (ns<sup>-1</sup>): \_\_\_\_\_

#### Problem 7.

The following combinational circuit computes F(X,Y) and G(X,Y) from inputs X and Y. The t<sub>PD</sub> (in ns) of each individual component is shown inside its box.



(A) Using ideal zero-delay registers, mark the location of the minimal number of registers necessary to achieve maximum throughput. Give the latency and throughput of your pipelined circuit.

mark diagram above

Latency: \_\_\_\_\_\_ (ns); Throughput: \_\_\_\_\_\_ (1/ns)

Rummaging through the stockroom you find a pipelined component with two pipeline stages that can replace the "7" module. The minimum  $t_{CLK}$  for the new component is 4ns. The updated circuit is shown below.



(B) Using ideal zero-delay registers, mark the location of the minimal number of registers necessary to achieve maximum throughput. Give the latency and throughput of your pipelined circuit.

mark diagram above

Latency: \_\_\_\_\_ (ns); Throughput: \_\_\_\_\_ (1/ns)

Computation Structures

**Instruction Set Architecture Worksheet** 

## **Summary of β Instruction Formats**

#### **Operate Class:**

											R31
31	26	25	21	20	16	15	11	10		0	R30
	10xxxx	R	c	R	la	R	b		unused		R29
											R28

Register	Symbol	Usage
R31	R31	Always zero
R30	ХР	Exception pointer
R29	SP	Stack pointer
R28	LP	Linkage pointer
R27	BP	Base of frame pointer

OP(Ra,Rb,Rc):  $Reg[Rc] \leftarrow Reg[Ra] \text{ op } Reg[Rb]$ 

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by) AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or), XNOR (bitwise exclusive nor), CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false] SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

31	26	25 21	20 16	15 0
	11xxxx	Rc	Ra	literal (two's complement)

 $OPC(Ra, literal, Rc): Reg[Rc] \leftarrow Reg[Ra] op SEXT(literal)$ 

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by) ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or), XNORC (bitwise exclusive nor) CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false]

SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

#### Other:

31	26	25	21	20	16	15	0
	01xxxx	Rc		R	a	literal (two's compleme	nt)

LD(Ra,literal,Rc):	$Reg[Rc] \leftarrow Mem[Reg[Ra] + SEXT(literal)]$
ST(Rc,literal,Ra):	$Mem[Reg[Ra] + SEXT(literal)] \leftarrow Reg[Rc]$
JMP(Ra,Rc):	$\operatorname{Reg}[\operatorname{Rc}] \leftarrow \operatorname{PC} + 4$ ; $\operatorname{PC} \leftarrow \operatorname{Reg}[\operatorname{Ra}]$
BEQ/BF(Ra,label,Rc):	$Reg[Rc] \leftarrow PC + 4$ ; if $Reg[Ra] = 0$ then $PC \leftarrow PC + 4 + 4*SEXT$ (literal)
BNE/BT(Ra,label,Rc):	$Reg[Rc] \leftarrow PC + 4$ ; if $Reg[Ra] \neq 0$ then $PC \leftarrow PC + 4 + 4*SEXT$ (literal)
LDR(label,Rc):	$Reg[Rc] \leftarrow Mem[PC + 4 + 4*SEXT(literal)]$

#### **Opcode Table: (\*optional opcodes)**

2:0								
5:3	000	001	010	011	100	101	110	111
000								
001								
010								
011	LD	ST		JMP	BEQ	BNE		LDR
011 100	LD ADD	ST SUB	MUL*	JMP DIV*	BEQ CMPEQ	BNE CMPLT	CMPLE	LDR
011 100 101	LD ADD AND	ST SUB OR	MUL* XOR	JMP DIV* XNOR	BEQ CMPEQ SHL	BNE CMPLT SHR	CMPLE SRA	LDR
011 100 101 110	LD ADD AND ADDC	ST SUB OR SUBC	MUL* XOR MULC*	JMP DIV* XNOR DIVC*	BEQ CMPEQ SHL CMPEQC	BNE CMPLT SHR CMPLTC	CMPLE SRA CMPLEC	LDR

#### Problem 1.

An unnamed associate of yours has broken into the computer (a Beta of course!) that 6.004 uses for course administration. He has managed to grab the contents of the memory locations he believes holds the Beta code responsible for checking access passwords and would like you to help discover how the password code works. The memory contents are shown in the table below:

Addr	Contents	0pcode	Rc	Ra	Rb	Assembly
0x100	0xC05F0008	110000	00010	11111		
0x104	0xC03F0000	110000	00001	11111		
0x108	0xE060000F	111000	00011	00000		
0x10C	0xF0210004	111100	00001	00001		
0x110	0xA4230800	101001	00001	00011		
0x114	0xF4000004	111101	00000	00000		
0x118	0xC4420001	110001	00010	00010		
0x11C	0x73E20002	011100	11111	00010		
0x120	0x73FFFFF9	011100	11111	11111		
0x124	0xA4230800	101001	00001	00011		
0x128	0x605F0124	011000	00010	11111		
0x12C	0x90211000	100100	00001	00001		

Further investigation reveals that the password is just a 32-bit integer which is in R0 when the code above is executed and that the system will grant access if R1 = 1 after the code has been executed. What "passnumber" will gain entry to the system?

#### Problem 2.

(A) What assembly instruction could a compiler use to implement y = x \* 8 on the Beta assuming that MUL and MULC are not available? Assume x is in R0 and y is in R1.

#### Equivalent assembly instruction:

(B) Assume that the registers are initialized to: R0=8, R1=10, R2=12, R3=0x1234, R4=24 before execution of each of the following assembly instructions. For each instruction, provide the value of the specified register or memory location. If your answers are in hexadecimal, make sure to prepend them with the prefix 0x.

1.	SHL(R3, R4, R5)	Value of R5:	-
2.	ADD(R2, R1, R6)	Value of R6:	-
3.	ADD(R0, 2, R7)	Value of R7:	-
4.	ST(R1, 4, R3)	Value stored:	at address:

- (C) A student tries to optimize his Beta assembly program by replacing a line containing
   ADDC(R0, 3\*4+5, R1)
  - bv

# ADDC(R0, 17, R1)

Is the resulting binary program smaller? Does it run faster?

(circle one) Binary program is SMALLER? yes ... no

(circle one) FASTER? yes ... no

(D) A BR instruction at location 0x1000 branches to 0x2000. If the binary representation for that BR were moved to location 0x1400 and executed there, where will the relocated instruction branch to?

#### Branch target for relocated BR (in hex): 0x

(E) A line in an assembly-language program containing "ADDC(R1,2,R3)" is changed to "ADDC(R1,R2,R3)". Will the modified program behave differently when executed?

Circle best answer: YES ... NO ... CAN'T TELL

#### Problem 3.

Each of the following programs is loaded into a Beta's main memory starting at location 0 and execution is started with the Beta's PC set to 0. Assume that all registers have been initialized to 0 before execution begins. Please determine the specified values after execution reaches the HALT() instruction and the Beta stops. Write "CAN'T TELL" if the value cannot be determined. **Please write all values in hex.** 

(A) X:	. = 0 LD(R31,X+4,R1) SHLC(R1,2,R1) LD(R1,X,R2) HALT() LONG(4) LONG(3) LONG(2) LONG(1) LONG(0)	Value left in R1: 0x Value left in R2: 0x
(B) L: DONE: X:	<pre>. = 0 LD(R31,X,R0) CMOVE(0,R1) CMPLTC(R0,0,R2) BNE(R2,DONE) ADDC(R1,1,R1) SHLC(R0,1,R0) BR(L) HALT() LONG(0×08306352)</pre>	Value left in R0: 0x         Value left in R1: 0x         Value left in R2: 0x         Value assembler assigns to symbol X: 0x
(C) Z:	. = 0 LD(R31,Z,R1) SHRC(R1,26,R1) CMPLTC(R1,0x3C,R2) HALT()	Value left in R1: 0x Value left in R2: 0x
(D) L:	<pre>. = 0 LD(R31,X,R0) CMOVE(0,R1) ADDC(R1,1,R1) SHRC(R0,1,R0) BNE(R0,L,R2) HALT()</pre>	Value left in R0: 0x Value left in R1: 0x Value left in R2: 0x
X:	. = 0x100 LONG(5)	Value assembler assigns to symbol X: 0x

(E)	<pre>. = 0 LD(r31, X, r0) CMPLE(r0, r31, r1 BNE(r1, L1, r1) ADDC(r31, 17, r2) BEQ(r31, L2, r31) L1: SRAC(r0, 4, r2) L2: HALT() . = 0x1CE8 X: LONG(0x87654321)</pre>	) Value left in R0? 0x Value left in R1? 0x Value left in R2? 0x Value assembler assigns to L1: 0x
(F)	. = 0	Contents of R0 (in hex): 0x
	LD(R31, i, R0) SHLC(R0, 2, R0) LD(R0, a-4, R1) HALT() a: LONG(0×BADBABE) LONG(0×COFFEE) LONG(0×8BADF00D) i: LONG(3)	Contents of R1 (in hex): 0x
(G)	. = 0	Value left in R1: 0x
	LD(R31,Z,R1) SHRC(R1,16,R2) Z: SUBC(R2,0x3C,R3) HALT()	Value left in R3: 0x
		Value assembler assigns to symbol Z: 0x
(H)	. = 0 LD(R31,X,R0) CMOVE(0,R1)	Value left in R0: 0x
	L: ADDC(R1,1,R1) SHRC(R0,1,R0) BNE(R0,L,R2)	Value left in R1: 0x
	HALT()	Value left in R2: 0x
	X: LONG(0xDECAF)	

Computation Structures

**Compilation Worksheet** 

# $compile_expr(expr) \Rightarrow \mathbf{Rx}$

- Constants:  $1234 \Rightarrow Rx$ - CMOVE(1234, Rx) - LD(c1, Rx) ... c1: LONG(123456)
- Variables: a ⇒ Rx
  -LD(a,Rx)
  a: LONG(0)
- Operations: expr<sub>1</sub> + expr<sub>2</sub> ⇒ Rx

   compile\_expr(expr<sub>1</sub>) ⇒ Rx
   compile\_expr(expr<sub>2</sub>) ⇒ Ry
   ADD(Rx,Ry,Rx)
- Procedure call:  $f(e_1, e_2, ...) \Rightarrow Rx$ next lecture!
- Assignment: a=expr ⇒ Rx
   compile\_expr(expr)⇒Rx
   ST(Rx,a)

# compile\_statement(...)

- Unconditional: expr; - compile\_expr(expr)
- Compound: { s1; s2; ... }
   -compile\_statement(s1)
   compile\_statement(s2)
   ...
- Conditional: if (expr) s1;

   compile\_expr(expr)⇒Rx
   BF(Rx,Lendif)
   compile\_statement(s1)
   Lendif:

- Iteration: for (init; test; incr) s1; init; while (test) { s1; incr; }

#### Problem 1.

Please hand-compile the following snippets of C code into equivalent Beta assembly language statements. Assume that memory locations have been allocated for the all C variables with labels that corresponds to the variable names. So to load the value of the C variable a into register R3, the appropriate assembly language statement would be LD(R31,a,R3). And to store the value in R17 to the C variable b, the appropriate assembly language statement would be ST(R17,b,R31). Similarly, assume that memory locations have been allocated for each C array, with a label defined whose value is the address of the 0<sup>th</sup> element of the array.

(A) 
$$a = 42$$
; (F)  $x = y[3] + y[12]$ ;

(B) c = 5\*x - 13;

(D) if (a == 3) b = b + 1;

(E) a[i] = a[i-1];

#### Problem 2.

In block-structured languages such as C or Java, the scope of a variable declared locally within a block extends only over that block, i.e., the value of the local variable cannot be accessed outside the block. Conceptually, storage is allocated for the variable when the block is entered and deallocated when the block is exited. In many cases, this means the compiler if free to use a register to hold the value of the local variable instead of a memory location.

Consider the following C fragment:

```
int sum = 0;
{ int i;
   for (i = 0; i < 10; i = i+1) sum += i;
}</pre>
```

- A. Hand-compile this loop into assembly language, using registers to hold the values of the local variables "i" and "sum".
- B. Define a *memory access* as any access to memory, i.e., instruction fetch, data read (LD), or data write (ST). Compare the number of total number of memory accesses generated by executing the optimized loop with the total number of memory access for the unoptimized loop (part G of the preceding problem).
- C. Some optimizing compilers "unroll" small loops to amortize the overhead of each loop iteration over more instructions in the body of the loop. For example, one unrolling of the loop above would be equivalent to rewriting the program as

```
int sum = 0;
{ int i;
   for (i = 0; i < 10; i = i+2) {
      sum += i; sum += i+1;
   }
}</pre>
```

Hand-compile this loop into Beta assembly language and compare the total number of memory accesses generated when it executes to the total number of memory accesses from part (1).

#### Problem 3.

Which of the following Beta instruction sequences might have resulted from compiling the following C statement? For each sequence describe the value that does end up as the value of y.

Computation Structures

**Procedures & Stacks Worksheet** 



Activation record layout on the stack (aka stack frame):



### CALLING SEQUENCE

PUSH(argn) // push args, last arg first ... PUSH(arg1) BR(f, LP) // call f, return addr in LP DEALLOCATE(n) // remove args from stack

#### ENTRY SEQUENCE

f: PUSH(LP) // save return addr
PUSH(BP) // save old frame pointer
MOVE(SP,BP) // initialize new frame pointer
ALLOCATE(nlocals) // make room for locals
(push other regs) // preserve old reg vals

#### EXIT SEQUENCE

// return value in R0
MOVE(BP,SP) // remove locals
POP(BP) // restore old frame pointer
POP(LP) // recover return address
JMP(LP) // resume execution in caller

#### Problem 1.

You are given an incomplete listing of a C program (shown below) and its translation to Beta assembly code (shown on the right):

```
int fn(int x) {
    int lowbit = x & 1;
    int rest = x >> 1;
    if (x == 0) return 0;
    else return ???;
}
```

(A) What is the missing C source corresponding to ??? in the above program?

C source code: \_\_\_\_\_

(B) Suppose the instruction bearing the tag 'zz:' were eliminated from the assembly language program. Would the modified procedure work the same as the original procedure (circle one)? fn: PUSH(LP) PUSH(BP) MOVE(SP,BP) ALLOCATE(2) PUSH(R1) LD(BP, -12, R0) ANDC(R0, 1, R1)xx: ST(R1,0,BP) SHRC(R0,1,R1) ST(R1,4,BP) yy: BEQ(R0,rtn) LD(BP, 4, R1)PUSH(R1) BR(fn,LP) DEALLOCATE(1) LD(BP, 0, R1)ADD(R1, R0, R0)rtn:POP(R1) zz: MOVE(BP,SP) POP(BP) POP(LP) JMP(LP)

Work the same? YES ... NO

(C) In the space below, fill in the binary representation for the instruction stored at the location tagged '**xx**:' in the above program.

(fill in missing 1s and 0s for instruction at xx:)

The procedure **fn** is called from an external procedure and its execution is interrupted just prior to the execution of the instruction tagged '**yy**:'. The contents of a region of memory are shown on the left below.

NB: All addresses and data values are shown in hex. The contents of **BP** are 0x1C8 and **SP** contains 0x1D4.

			(D) What was the argument to the most recent call to <b>fn</b> ?
184:	4		Most recent argument (HFX): v-
188:	7		Most recent argument (ITEX). X
18C:	47		(E) What is the missing value merical <b>222</b> for the contents of location 1D02
190:	C4		(E) what is the missing value marked ??? for the contents of location 1D0?
194:	170		Contents of 1D0 (HEX):
198:	1		
19C:	23		(F) What is the hex address of the instruction tagged <b>rtn:?</b>
1A0:	22		
1A4:	23		Address of rtn (HEX):
1A8:	4C		
1AC:	198		(G) What was the argument to the <i>original</i> call to <b>fn</b> ?
1B0:	1		
1B4:	11		Original argument (HEX): x=
1B8:	23		
1BC:	11		(H) What is the hex address of the BR instruction that called <b>fn</b> originally?
1C0:	4C		
1C4:	1B0		Address of original call (HEX):
1C8:	1	←BP	
1CC:	8		(1) What were the contents of R1 at the time of the <i>original</i> call?
1D0:	???		
1D4:	0	←SP	Original R1 contents (HEX):
			(J) What value will be returned to the <i>original</i> caller?

Return value for original call (HEX): \_\_\_\_\_

Prot	olem 2.	f: P P M F	PUSH(LP) PUSH(BP) NOVE(SP,BP) PUSH(R1)	
You its tr	are given an incomplete listing of a C program (shown below) and anslation to Beta assembly code (shown on the right):	L S L	D(BP,-12,R0) HRC(R0,1,R0) D(BP,-16,R1)	)))、
	<pre>int f(int x, int y) {     x = (x &gt;&gt; 1) + y;     if (y == 0) return x;</pre>	B	BEQ(R1,rtn) BEQ(R1,rtn) BBC(R1,1,R1)	) )
	else return ???; }	F	PUSH(R1)	
(A)	What is the missing C source corresponding to ??? in the above program?	B C	BR(f,LP) DEALLOCATE(2)	)
	C source code:	rtn: P zz: №	OP(RI) OVE(BP,SP)	
(B)	Suppose the instruction bearing the tag 'zz:' were eliminated from the assembly language program. Would the modified procedure work the same as the original procedure?	P P J	POP(BP) POP(LP) IMP(LP)	
	Work the same (circle one)? YES NO	108	7	
The	procedure $\mathbf{f}$ is called from an external procedure and then execution is stopped	10C	320	
just j and o	prior to one of the executions of the instruction labeled ' <b>rtn:</b> '. The addresses contents of a region of memory are shown in the table on the right: all	110	104	
addresses and data values in the table are in hex. When execution is stopped <b>BP</b>			3	
cont	ains the value 0x14C and SF contains the value 0x150.	118	A	
(C)	What are the arguments to the <b>currently active call</b> to <b>f</b> ?	11C	2C4	
	Most recent arguments (in hex): x = 0x, y = 0x	120	104	
(D)	If you can tell from the information provided specify the arguments to the	124	3	
(D)	original call to f, otherwise select CAN'T TELL.	128	2	
	Original arguments (in hex): $x = 0x$ , $y = 0x$ , or CAN'T TELL	120	240	
		13U	124	
(E)	What is the missing value in location 0x12C?	134	2	
	Contents of location 0x12C (in hex): 0x	130		
(F)	What is the hex address of the instruction labeled <b>rtn:</b> ?	140	6	
	Address of instruction laboled star (in her). Or	144	348	
	Address of instruction labeled rul: (in nex): 0x	148	138	
(G)	What is the hex address of the BR instruction that called <b>f</b> <i>originally</i> ?	14C	1	
	Address of original call (in hex): 0x, or CAN'T TELL	150	0	
(H)	What value will be returned to the <i>original</i> caller?	154	4	
(11)	what value will be retained to the <i>original</i> canor:	158	348	
	<b>Return value for original call (in hex): 0x</b>	15C	14C	
		160	0	
Problem 3.	Н:	PUSH(LP) PUSH(BP) MOVE(SP, BP) ALLOCATE(1)		
---	------	---		
The following C program implements a function H(x,y) of two arguments, which returns an integer result. The assembly code for the procedure is shown on the right. int H(int x, int y) { int a = x - y; if (a < 0) return x; else return ???; }		LD(BP,-12,R0) LD(BP,-16,R1) SUB(R0,R1,R1) ST(R1,0,BP) CMPLTC(R1,0,R1) BT(R1,rtn)		
The execution of the procedure call $H(0x68,0x20)$ has been suspended just as the Beta is about to execute the instruction labeled "rtn:" during one of the recursive calls to H. A <i>partial</i> trace of the stack at the time execution was suspended is shown to the right below.		LD(BP,-16,R1) PUSH(R1) LD(BP,0,R0) PUSH(R0) BR(H,LP) DEALLOCATE(2)		
for ??? in the C representation for H?	rtn:	POP(R1)		
<ul> <li>(B) Please fill in the values for the blank locations in the stack dump shown on the right. Express the values in hex or write "" if value can't be determined. Hint: Figure out the layout of H's activation record and use it to identify and label the stack frames in the stack dump.</li> </ul>		POP(BP) POP(LP) JMP(LP) 0x0024		
Fill in the blank locations with values (in hex!) or ""		0x0070 0x0048		
(C) Determine the specified values at the time execution was suspended. Please express each value in hex or write "CAN'T TELL" if the value cannot be determined.				
Value in R0 or "CANT TELL": 0x				
Value in R1 or "CANT TELL": 0x				
Value in BP or "CANT TELL": 0x		0x0020		
Value in LP or "CANT TELL": 0x		0x0020		
Value in SP or "CANT TELL": 0x		0x0020		
		0x00C8		
	BP→	0x0008		
		0x0020		
		0x0020		

#### Problem 4.

The following C program computes the log base 2 of its argument. The assembly code for the procedure is shown on the right, along with a stack trace showing the execution of ilog2(10). The execution has been halted just as it's about to execute the instruction labeled "rtn:"

- /\* compute log base 2 of arg \*/
  int ilog2(unsigned x) {
   unsigned y;
   if (x == 0) return 0;
   else {
   /\* shift x right by 1 bit \*/
   y = x >> 1;
   return ilog2(y) + 1;
   }
  }
- (A) What are the values in R0, SP, BP and LP at the time execution was halted? Please express the values in hex or write "CAN'T TELL".
  - Value in R0: 0x\_\_\_\_\_ in SP: 0x\_\_\_\_\_

Value in BP: 0x\_\_\_\_\_ in LP: 0x\_\_\_\_\_

(B) Please fill in the values for the five blank locations in the stack trace shown on the right. Please express the values in hex.

## Fill in values (in hex!) for 5 blank locations

(C) In the assembly language code for ilog2 there is the instruction "LD(BP,-12,R0)". If this instruction were rewritten as "LD(SP,NNN,R0)" what is correct value to use for NNN?

## Correct value for NNN: \_\_\_\_\_

(D) In the assembly language code for ilog2, what is the address of the memory location labeled "xxx:"? Please express the value in hex.

## Address of location labeled "xxx:": 0x\_\_\_\_\_

ilog2:	PUSH(LP) PUSH(BP) MOVE(SP,BP) ALLOCATE(1) PUSH(R1)
	LD(BP,-12,R0) BEQ(R0,rtn,R31)
	LD(BP,-12,R1) SHRC(R1,1,R1) ST(R1,0,BP)
	LD(BP,0,R1) PUSH(R1) BR(ilog2,LP) DEALLOCATE(1) ADDC(R0,1,R0)
rtn: xxx:	POP(R1) DEALLOCATE(1) MOVE(BP,SP) POP(BP) POP(LP) JMP(LP)
	[]
	5
	148

	5
	1A8
	208
x'	2
he.	5
in	
are	
es i	
alu	
N	
	1
	1A8
	230
BP→	0
	1
	0

Computation Structures

## **Beta Implementation Worksheet**



# Control logic

	RESET	IRQ	OP	OPC	ΓD	LDR	SТ	JMF	BEQ	BNE	ILLOP
ALUFN[5:0]			F(op)	F(op)	"+"	"A"	"+"				
ASEL			0	0	0	1	0				
BSEL			0	1	1		1				
MOE					1	1	0				
MWR	0	0	0	0	0	0	1	0	0	0	0
PCSEL[2:0]		4	0	0	0	0	0	2	Z ? 1 : 0	Z?0:1	3
RA2SEL			0				1				
WASEL		1	0	0	0	0		0	0	0	1
WDSEL[1:0]		0	1	1	2	2		0	0	0	0
WERF		1	1	1	1	1	0	1	1	1	1

6.004 Worksheet

## Problem 1.

For this problem assume that each register has been initialized to the value 0x0000??00 where "??" is the register number as a two-digit hex number. So R0 is initialized to 0x00000000, R1 to 0x00000100, ..., and R30 to 0x00001E00. R31 of course always reads as 0.

For each instruction below, please indicate the values that will be found in the unpipelined Beta datapath just before the end of the clock cycle in which the instruction is executed. If the value doesn't matter since it's not used during the execution of the instruction or can't be determined, write "–".







. = 0x100 ST(R3,-0x200,R7)



## Problem 2.

Consider adding the following instructions to the Beta instruction set, for implementation on the Beta hardware shown in lecture (see diagram included in the reference material at the end of this quiz). You're allowed to change how the control signals are generated but no modifications to the datapath are permitted.

For each instruction either fill in the appropriate values for the control signals in the table below or **put a line through the whole row if the instruction cannot be implemented** using the existing Beta datapath. Use "—" to indicate a "don't care" value for a control signal. The values can be a function of Z (which is 1 when Reg[Ra] is zero).

LDX( Ra, Rb, Rc ) $EA \leftarrow Reg[Ra] + Reg[Rb]$ $Reg[Rc] \leftarrow Mem[EA]$ $PC \leftarrow PC + 4$	// Load indexed
STX( Ra, Rb, Rc ) $EA \leftarrow Reg[Ra] + Reg[Rb]$ $Mem[EA] \leftarrow Reg[Rc]$ $PC \leftarrow PC + 4$	// Store indexed
MVZC(Ra, literal, Rc) If Reg[Ra] == 0 then Reg[Rc] $PC \leftarrow PC + 4$	// Move constant if zero  ← SXT(literal)
SOB(Ra, literal, Rc) $PC \leftarrow PC + 4$ $EA \leftarrow PC + 4*SEXT(literal)$ $tmp \leftarrow Reg[Ra]$ $Reg[Rc] \leftarrow Reg[Ra] - 1$ if $tmp != 0$ then $PC \leftarrow EA$	// Subtract one and branch
ARA(Ra, literal, Rc)	// Add Relative Address

ARA(Ra, literal, Rc) // Add Relative Address  $Reg[Rc] \leftarrow Reg[Rc] + PC + 4 + 4*SEXT(literal)$  $PC \leftarrow PC + 4$ 

## (FILL IN TABLE BELOW)

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MWR	RA2SEL	PCSEL	ASEL	WASEL
LDX										
STX										
MVZC										
SOB										
ARA										

## Problem 3.

Ben Bitdiddle is proposing the short assembly language program shown to the right as a manufacturing test to ensure the correct operation of the Control ROM. He is assuming – and you may too – that the Beta datapath components (e.g., Memories, ALU, muxes, register file, adders) are workin correctly and that any errors in execution are due to faulty signals from the Control ROM. Ben's plan is to run the program then look at the value in th memory location labeled ANS. If the value is 0x6004, the test passes, otherwise the Beta being tested is declared faulty and discarded. For each of the following faults, indicate the value that the faulty Beta will store into ANS.	g	.=0 Test: L1: X: ANS:	LD(R31,X,R0) ADDC(R0,1,R1) BNE(R1,L1,R31) ADDC(R1,1,R1) ST(R1,ANS,R31) HALT() .LONG(0x6003) .LONG(0)
(A) RA2SEL is stuck at the value 0.			
Value stored in ANS by faulty Be	eta:		
(B) WDSEL[1:0] is stuck at the binary value 00.			
Value stored in ANS by faulty Bo	eta:		
(C) PCSEL[2:0] is stuck at the binary value 000.			
Value stored in ANS by faulty Bo	eta:		
Problem 4. Beta Implementation			
Consider the assembly language program shown to the right. Assume that all register values are initialized to 0, execution starts at PC=0 and halts when HALT() is executed. This program is run on 4 different broken Betas, where each Beta has a specified control signal stuck at the specified value, i.e., the control signal value is fixed and is not affected by the value produced by the Beta's CTL module. For each broken Beta, please give the value in registers R1, R2, R3, and the location X: after the programs halts. Assume that any don't care control signal values are 0.	END: X:	. = ( LD(R CMPL BF(R SUB(R ST(R LONG)	0 31,X,R1) TC(R1,0,R2) 2,end,R3) R31,R1,R1) 1,X,R31) () (-42)

Pucken control signal	Final value in							
Broken control signal	<i>R1</i>	<i>R2</i>	<i>R3</i>	Location X:				
RA2SEL stuck at 0								
WDSEL stuck at 0b00								
WASEL stuck at 1								
WERF stuck at 1								

#### Problem 5.

In this problem, you will consider a number of plausible hardware faults in an otherwise working Beta processor; you may want to consult the diagram and documentation on the backs of pages of this quiz. Each of the faults involves changing a particular output of the control logic to some new (incorrect) constant value. In each case, you are to evaluate the impact of the fault on each of the following Beta instructions:

I1: ST(R0, 0x100, R1)
I2: JMP(LP, R31)
I3: BEQ(R31, .+4, R0)
I4: SUB(R1, R0, R0)

For each of the following faults, identify which (if any) of the above instructions will fail to work properly – that is, if the fault might effect the processor state (register and PC values) after the execution of the instruction. Be careful: some of these are tricky!

(A) ALUFN stuck at code for "-" (32-bit SUBTRACT)

Which instruction(s) fail? Circle all applicable, or NONE: I1 I2 I3 I4 NONE

(B) RA2SEL stuck at 1

Which instruction(s) fail? Circle all applicable, or NONE: I1 I2 I3 I4 NONE

(C) WERF stuck at 0

Which instruction(s) fail? Circle all applicable, or NONE: I1 I2 I3 I4 NONE

(D) BSEL stuck at 0

Which instruction(s) fail? Circle all applicable, or NONE: I1 I2 I3 I4 NONE

## Problem 6.

(A) The Beta executes the assembly program below starting at location 0 and stopping when it reaches the HALT() instruction. Please give the values in the indicated registers after the Beta stops. Write the values in hex or write "CAN'T TELL" if the values cannot be determined.

	= 0 LD(r31, X, r0)	Value left in R0 or "CAN'T TELL": 0x
L1:	CMPLE(r0, r31, r1) BNE(r1, L1, r2) ADDC(r31, 1, r0) HALT()	Value left in R1 or "CAN'T TELL": 0x
х:	LONG(0x87654321)	Value left in R2 or "CAN'T TELL": 0x

(B) Redo part (A) but this time assume that all the control signals going to the datapath from the control logic are stuck at logic 0, *except for WERF* which operates as expected. Note that when ALUFN[4:0] = 0b00000, the ALU computes A+B.

	. = 0 LD(r31, X, r0)	Value left in R0 or "CAN'T TELL": 0x
L1:	CMPLE(r0, r31, r1) BNE(r1, L1, r2) ADDC(r31, 1, r0) HALT()	Value left in R1 or "CAN'T TELL": 0x
х:	LONG(0x87654321)	Value left in R2 or "CAN'T TELL": 0x

(C) Bettah Beta Inc. (you can tell they're based in Boston!) is proposing a new Beta instruction TCLR that sets Rc to the current value of a memory location whose address is in Ra and writes a zero to that location, all in a single cycle. They are assuming that main memory works as it does in JSim: its read ports are combinational and the write port takes a CLK signal and performs the write at the end of the current cycle – so the same memory location can be read and written in the same clock cycle.

Here's their draft entry for the Beta reference manual:

Usage:	TCLR(Ra,Rc)								
Opcode:	011010	Rc	Ra	11111	unused				
Operation:	$PC \leftarrow PC + 4$								
	$EA \leftarrow Reg[Ra]$								
	$Reg[Rc] \leftarrow Mem[EA]$								
	$Mem[EA] \leftarrow 0$								

The contents of register Rc are set to the contents of the memory location whose address is in Ra. Then, at the end of the cycle, that memory location is set to 0.

Please fill in the appropriate values for the control signals that will cause the datapath to implement the correct operations OR briefly explain why TCLR cannot be implemented with the existing Beta datapath in a single cycle.

#### Fill in table:

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MWR	RA2SEL	PCSEL	ASEL	WASEL
TCLR										

Computation Structures

## Memory Hierarchy & Caches Worksheet



Keep the most often-used data in a small, fast SRAM (often local to CPU chip). The reason this strategy works: LOCALITY.

*Locality of reference*: Access to address X at time t implies that access to address  $X+\Delta X$  at time  $t+\Delta t$  becomes more probable as  $\Delta X$  and  $\Delta t$  approach zero.



## AMAT = HitTime + MissRatio \* MissPenalty



Example: 2-way set-associative cache, 8 sets, 4-word block size, write-back



*Replacement strategy choices:* least-recently used (LRU); first in, first out (FIFO); random *Write-policy choices:* write-through, write-behind, write-back

## Problem 1.

(A) The timing for a particular cache is as follows: checking the cache takes 1 cycle. If there's a hit the data is returned to the CPU at the end of the first cycle. If there's a miss, it takes 10 *additional* cycles to retrieve the word from main memory, store it in the cache, and return it to the CPU. If we want an average memory access time of 1.4 cycles, what is the minimum possible value for the cache's hit ratio?

Minimum possible value of hit ratio:

(B) If the cache block size, i.e., words/cache line, is doubled but the total number of data words in the cache is unchanged, how will the following cache parameters change? Please circle the best answer.

# of offset bits:	UNCHANGED	•••	+1	•••	-1	•••	2x	•••	0.5x	CAN'T TELL
# of tag bits:	UNCHANGED	•••	+1	•••	-1	•••	2x	•••	0.5x	CAN'T TELL
# of cache lines:	UNCHANGED	•••	+1	•••	-1	•••	2x	•••	0.5x	CAN'T TELL

Consider a direct-mapped cache with 64 total data words with 1 word/cache line, which uses a LRU replacement strategy and a write-back write strategy. This cache architecture is used for parts (C) through (F).

(C) If cache line number 5 is valid and its tag field has the value 0x1234, what is the address in main memory of the data word currently residing in cache line 5?

Main memory address of data word in cache line 5: 0x\_\_\_\_\_

The program shown on the right repeatedly executes an inner loop that sums the 16 elements of an array that is stored starting in location 0x310.	<pre>. = 0 outer_loop:    CMOVE(16,R0) // initialize loop index J    CMOVE(0,R1)</pre>
The program is executed for many iterations, then a measurement of the cache statistics is made during one iteration through all the code, i.e., starting with the execution of the instruction labeled outer_loop: until	<pre>loop: // add up elements in array SUBC(R0,1,R0) // decrement index MULC(R0,4,R2) // convert to byte offset LD(R2,0x310,R3)// load value from A[J] ADD(R3,R1,R1) // add to sum BNE(R0,loop) // loop until all words are summed</pre>
just before the next time that instruction is executed.	<pre>BR(outer_loop) // perform test again!</pre>

(D) In total, how many instruction fetches occur during one complete iteration of the outer loop? How many data reads?

Number of instruction fetches: \_\_\_\_\_

Number of data reads: \_\_\_\_\_

(E) How many instruction fetch misses occur during one complete iteration of the outer loop? How many data read misses? Hint: remember that the array starts at address 0x310.

Number of instruction fetch misses:

Number of data read misses: \_\_\_\_\_

(F) What is the hit ratio measured after one complete iteration of the outer loop?

Hit ratio: \_\_\_\_\_

#### Problem 2.

The Beta Engineering Team is working on the design of a cache. They've decided that the cache will have a total of  $2^{10} = 1024$  data words, but are still thinking about the other aspects of the cache architecture.

First assume the team chooses to build a direct-mapped write-back cache with a block size of 4 words.

(A) Please answer the following questions:

Number of lines in the cache: \_\_\_\_\_

#### Number of bits in the tag field for each cache entry:

(B) This cache takes 2 clock cycles to determine if a memory access is a hit or a miss and, if it's a hit, return data to the Beta. If the access is a miss, the cache takes 20 additional clock cycles to fill the cache line and return the requested word to the Beta. If the hit rate is 90%, what is the Beta's average memory access time in clock cycles?

Average memory access time assuming 90% hit rate (clock cycles): \_\_\_\_\_

Now assume the team chooses to build a 2-way set-associative write-back cache with a block size of 4 words. *The total number of data words in the entire cache is still 1024*. The cache uses a LRU replacement strategy.

(C) Please answer the following questions:

ddress bits used as offset (including byte offset):	A[]
Address bits used as cache line index:	A[]
Address bits used for tag comparison:	A[]

(D) To implement the LRU replacement strategy this cache requires some additional state for each set. How many state bits are required for each set?

## Number of state bits needed for each set for LRU:

To test this set-associative cache, the team runs the benchmark code shown on the right. The code sums the elements of a 16-element array. The first instruction of the code is at location $0x0$ and the first element of the array is at location $0x10000$ . Assume that the cache is empty when execution starts and remember <i>the cache has a block size of 4 words</i> .	<pre>. = 0x0 CMOVE(0,R0) CMOVE(0,R1) L: LD(R0,A,R2) ADD(R2,R1,R1)</pre>
(E) How many instruction misses will occur when running the benchmark?	ADDC(R0,4,R0) CMPLTC(R0,64,R2)
Number of instruction misses when running the benchmark:	BT(R2,L) HALT()
(F) How many data misses (i.e., misses caused by the memory access from the LD instruction) will occur when running the benchmark?	. = 0x10000 A: LONG(1) LONG(2)
Number of data misses when running the benchmark:	… LONG(15) LONG(16)

(g) What's the exact hit rate when the complete benchmark is executed?

Benchmark hit rate: \_\_\_\_\_

## Problem 3.

The program from the Cache performance lab is shown at the right. Assume the program is being run on a Beta with a cache with the following parameters:	I = 0x240 A = 0x420 N = 16	<pre>// location of program // location of array A // size of array (in words)</pre>
<ul> <li>2-way set-associative</li> <li>block size of 2, i.e., 2 data words are stored in each cache line</li> <li>total number of data words in the cache is 32</li> </ul>	<pre>. = I test:    CMOVE(N,R0)    CMOVE(0,R1)</pre>	// start program here // initialize loop index J
<ul> <li>LRU replacement strategy</li> <li>(A) The cache will divide the 32-bit address supplied by the Beta into three fields: B bits of block offset (including byte offset bits), L bits of cache line index, and T bits of tag field. Based on the cache parameters given above, what are the appropriate values for B, L, and T?</li> </ul>	<pre>loop: SUBC(R0,1,R0) MULC(R0,4,R2) LD(R2,A,R3) ADD(R3,R1,R1) BNE(R0,loop) BR(test)</pre>	<pre>// add up elements in array // decrement index // convert to byte offset // load value from A[J] // add to sum // loop N times // perform test again!</pre>
value for B: value for L:	<pre>// allocate spac . = A STORAGE(N)</pre>	e to hold array // N words
value for T:		

(B) If the MULC instruction is resident in a cache line, what will be its cache line index? the value of the tag field for the cache?

#### Cache line index for MULC when resident in cache:

Tag field for MULC when resident in cache: 0x\_\_\_\_\_

(C) With the values of I, A, and N as shown, list *all* the values  $j (0 \le j \le N)$  where the location holding the value A[j] will map to the same cache line index as the MULC instruction in the program.

## List all j where A[j] have the same cache line index as MULC:

(D) If the outer loop is run many times, give the steady-state hit ratio for the cache, i.e., assume that the number of compulsory misses as the cache is first filled are insignificant compared to the number of hits and misses during execution.

Steady-state hit ratio (%): \_\_\_\_\_

#### Problem 4.

Consider a 2-way set-associative cache where each way has 4 cache lines with a **block size of 2 words**. Each cache line includes a valid bit (V) and a dirty bit (D), which is used to implement a write-back strategy. The replacement policy is least-recently-used (LRU). The cache is used for both instruction fetch and data (LD,ST) accesses. Please use this cache when answering questions (A) through (D).

(A) Using this cache, a particular benchmark program experiences an average memory access time (AMAT) of 1.3 cycles. The access time on a cache hit is 1 cycle; the miss penalty (i.e., additional access time) is 10 cycles. What is the hit ratio when running the benchmark program? You can express your answer as a formula if you wish:

## Hit ratio for benchmark program: \_\_\_\_\_

(B) The circuitry for this cache uses various address bits as the block offset, cache line index and tag field. Please indicate which address bits A[31:0] are used for each purpose by placing a "B" in each address bit used for the block offset, "L" in each address bit used for the cache line index, and "T" in each address bit used for the tag field.

## Fill in each box with "B", "L", or "T"

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																														0	0

(C) This cache needs room to store new data and based on the LRU replacement policy has chosen the cache line whose information is shown to the right for replacement. Since the current contents of that line are marked as dirty (D = 1), the cache must write some information back to main memory. What is the address of each memory location to be written? Please give each address in hex.

Way: 0 Cache line index: 3 Valid bit (V): 1 Dirty bit (D): 1 Tag field: 0x123

Addresses of each location to be written (in hex): \_\_\_\_\_

(D) This cache is used to run the following benchmark program. The code starts at memory address 0; the array referenced by the code has its first element at memory address 0x2000. First determine the number of memory accesses (both instruction and data) made during each iteration through the loop. Then estimate the steady-state average hit ratio for the program, i.e., the average hit ratio after many iterations through the loop.

```
. = 0
    CMOVE(0, R0)
                        // byte index into array
                        // initialize checksum accumulator
    CMOVE(0,R1)
loop:
    LD(R0,array,R2)
                        // load next element of array
    SHLC(R1,1,R1)
                        // shift checksum
    ADDC(1,R1,R1)
                        // increment checksum
                        // include data value in checksum
    ADD(R2,R1,R1)
                        // byte index of next array element
    ADDC(R0,4,R0)
    CMPLTC(R0,1000,R2) // process 250 entries
    BT(R2,loop)
    HALT()
 = 0 \times 2000 
array:
    ... array contents here ...
```

Number of memory accesses made during each iteration of the loop: \_\_\_\_\_

Estimated steady-state average hit ratio:

## Problem 5.

Consider the diagram to the right for a 2-way set associative cache to be used with our Beta design. Each cache line holds a single 32-bit word of data along with its associated tag and valid bit (0 when the cache line is invalid, 1 when the cache line is valid).

(A) The Beta produces 32-bit byte addresses, A[31:0]. To ensure the best cache performance, which address bits should be used for the cache index? For the tag field?



address bits used for cache index: A[



(B) Suppose the Beta does a read of location 0x5678. Identify which cache location(s) would be checked to see if that location is in the cache. For each location specify the cache section (A or B) and row number (0 through 7). E.g., 3A for row 3, section A. If there is a cache hit on this access what would be the contents of the tag data for the cache line that holds the data for this location?

#### cache location(s) checked on access to 0x5678:

#### cache tag data on hit for location 0x5678 (hex): 0x\_\_\_\_\_

(C) Assume that checking the cache on each read takes 1 cycle and that refilling the cache on a miss takes an *additional* 8 cycles. If we wanted the *average* access time over many reads to be 1.1 cycles, what is the minimum hit ratio the cache must achieve during that period of time? You needn't simplify your answer.

#### minimum hit ratio for 1.1 cycle average access time:

(D) Estimate the approximate cache hit ratio for the following program. Assume the cache is empty before execution begins (all the valid bits are 0) and that an LRU replacement strategy is used. Remember the cache is used for both instruction and data (LD) accesses.

```
. = 0
CMOVE(source,R0)
CMOVE(0,R1)
CMOVE(0x1000,R2)
loop: LD(R0,0,R3)
ADDC(R0,4,R0)
ADD(R3,R1,R1)
SUBC(R2,1,R2)
BNE(R2,loop)
ST(R1,source)
HALT()
. = 0x100
source:
. = . + 0x4000 // Set source to 0x100, reserve 1000 words
```

approximate hit ratio:\_\_\_\_\_

(E) After the program of part (D) has finished execution what information is stored in row 4 of the cache? Give the addresses for the two locations that are cached (one in each of the sections) or briefly explain why that information can't be determined.

Addresses whose data is cached in "Row 4": \_\_\_\_\_\_ and \_\_\_\_\_

#### Problem 6.

A standard unpipelined Beta is connected to a 2-way set-associative cache containing 8 sets, with a block size of 4 32-bit words. The cache uses a LRU replacement strategy. At a particular point during execution, a snapshot is taken of the cache contents, which are shown below. All values are in hex; **assume that any hex digits not shown are 0**.



(A) The cache uses bits from the 32-bit byte address produced by the Beta to select the appropriate set (L), as input to the tag comparisons (T) and to select the appropriate word from the data block (B). For correct and optimal performance what are the appropriate portions of the address to use for L, T and B? Express your answer in the form "A[N:M]" for N and M in the range 0 to 31, or write "CAN'T TELL".

Address bits to use for L:

Address bits to use for T: \_\_\_\_\_

Address bits to use for B: \_\_\_\_\_

(B) For the following addresses, if the contents of the specified location appear in the cache, give the location's 32-bit contents in hex (determined by using the appropriate value from the cache). If the contents of the specified location are NOT in the cache, write "MISS".

## Contents of location 0xA1100 (in hex) or "MISS": 0x\_\_\_\_

## Contents of location 0x548 (in hex) or "MISS": 0x\_\_\_\_

(C) Ignoring the current contents of the cache, is it possible for the contents of locations 0x0 and 0x1000 to both be present in the cache simultaneously?

Locations 0x0 and 0x1000 present simultaneously (circle one): YES ... NO

- (D) (Give a one-sentence explanation of how the D bit got set to 1 for Line #7 of Way #1. One sentence explanation
- (E) The following code snippet sums the elements of the 32-element integer array X. Assume this code is executing on a Beta with a cache architecture as described above and that, initially, the cache is empty, i.e., all the V bits have been set to 0. Compute the hit ratio as this program runs until it executes the HALT() instruction, a total of 2 + (6\*32) + 1 = 195 instruction fetches and 32 data accesses.

Hit ratio: \_\_\_\_\_

. = 0				
CMOVE(0, R	(0) //	Тоор	counter	•
CMOVE(0, R	1) //	accur	nulated	sum

loop:

	SHLC(R0, 2, R2)	<pre>// convert loop counter to byte offset</pre>
	LD(R2, X, R3)	<pre>// load next value from array</pre>
	ADD(R3, R1, R1)	// add value to sum
	ADDC(R0, 1, R0)	<pre>// increment loop counter</pre>
	CMPLTC(R0, 32, R2)	<pre>// finished with all 32 elements?</pre>
	BT(R2,loop)	// nope, keep going
	HALT()	// all done, sum in R1
X:	LONG(1)	// the 32-element integer array X
	LONG(2)	
	LONG(32)	

#### Problem 7.

After his geek hit single *I Hit the Line,* renegade singer Johnny Cache has decided he'd better actually learn how a cache works. He bought three Beta processors, identical except for their cache architectures:

- *Beta1* has a 64-line direct-mapped cache
- Beta2 has a 2-way set associative cache, LRU, with a total of 64 lines
- Beta3 has a 4-way set associative cache, LRU, with a total of 64 lines

Note that each cache has the same total capacity: 64 lines, each holding a single 32-bit **word** of data or instruction. All three machines use the same cache for data and instructions fetched from main memory.

Johnny has written a simple test program:

```
// Try a little cache benchmark
I = 0x1000
                          // where program lives
\mathbf{A} = \mathbf{0}\mathbf{x}\mathbf{2}\mathbf{0}\mathbf{0}\mathbf{0}
                                 // data region 1
B = 0x3000
                                 // data region 2
N = 16
                                 // size of data regions (BYTES!)
   I
CMOVE (1000, R6)
CMOVE (N, R0)
SUBC (R0, 4, R0)
                                 // start program here
. = I
P:
                                // outer loop count
                                // Loop index I (array offset)
Q:
                                // I = I - 1
R:
      LD(R0, A, R1)
                                 // read A[I]
                                 // read B[I]
      LD(R0, B, R2)
      BNE(R0, R)
       SUBC(R6,1, R6)
                              // repeat many times
      BNE(R6, Q)
      HALT()
```

Johnny runs his program on each Beta, and finds that one Beta model outperforms the other two.

(A) (2 points) Which Beta gets the highest hit ratio on the above benchmark?

Circle one: Beta1 Beta2 Beta3

(B) (2 points) Johnny changes the value of B in his program to **0x2000** (same as A), and finds a substantial improvement in the hit rate attained by one of the Beta models (approaching 100%). Which model shows this marked improvement?

Circle one: Beta1 Beta2 Beta3

(C) (3 points) Finally, Johnny sets **I**, **A**, and **B** each to **OxO**, and sets **N** to **64**. What is the TOTAL number of cache misses that will occur executing this version of the program on each of the Beta models?

TOTAL cache misses running on Beta1: \_\_\_\_; Beta2: \_\_\_; Beta3: \_\_\_\_

Computation Structures

**Pipelining the Beta Worksheet** 

Options for dealing with data and control hazards: stall, bypass, speculate



## Problem 1.

. = 0 The program shown on the right is executed outer\_loop: on a 5-stage pipelined Beta with full CMOVE(16,R0) // initialize loop index J bypassing and annulment of instructions CMOVE(0,R1) following taken branches. loop: // add up elements in array The program has been running for a while SUBC(R0,1,R0) // decrement index and execution is halted at the end of cycle MULC(R0,4,R2) // convert to byte offset 108. LD(R2,0x310,R3)// load value from A[J] ADD(R3,R1,R1) // add to sum The pipeline diagram shown below shows BNE(R0,loop) // loop until all words are summed the history of execution at the time the BR(outer\_loop) // perform test again! program was halted.

cycle	100	101	102	103	104	105	106	107	108
IF	MULC	LD	ADD	BNE	BNE	BNE	BR	SUBC	MULC
RF	SUBC	MULC	LD	ADD	ADD	ADD	BNE	NOP	SUBC
ALU	NOP	SUBC	MULC	LD	NOP	NOP	ADD	BNE	NOP
MEM	BNE	NOP	SUBC	MULC	LD	NOP	NOP	ADD	BNE
WB	ADDC	BNE	NOP	SUBC	MULC	LD	NOP	NOP	ADD

Please indicate on which cycle(s), 100 through 108, each of the following actions occurred. If the action did not occur in any cycle, write "NONE". You may wish to refer to the signal names in the 5-stage Pipelined Beta Diagram included in the reference material.

Register value used from Register File:
Register value bypassed from ALU stage to RF stage:
Register value bypassed from MEM stage to RF stage:
Register value bypassed from WB stage to RF stage:
IRSrc <sup>IF</sup> was 1:
IRSrc <sup>IF</sup> was 2:
STALL was 1:
PCSEL was 1:
WDSEL was 2:

## Problem 2.

The following program fragments are being executed on the 5-stage pipelined Beta described in lecture with full bypassing, stall logic to deal with LD data hazards, and speculation for JMPs and taken branches (i.e., IF-stage instruction is replaced with a NOP if necessary). The execution pipeline diagram is shown for cycle 1000 of execution. Please fill in the diagram for cycle 1001; use "?" if you cannot tell what opcode to write into a stage. Then for **both** cycles use arrows to indicate any bypassing from the ALU/MEM/WB stages back to the RF stage (see example for cycle 1000 in part A).

(A)	(2 points) Assur	ne BNE is taken.	Cycle	1000	1001
			IF	ST	
		ADDC(R1,5,R1) L: SUBC(R1,1,R1)	RF	BNE	
		SHRC(R0,1,R0)	ALU	SHRC	
		BNE(R1,L) ST(R1.data)	MEM	SUBC	
			WB	NOP	
(D)	(2  maints)		<u> </u>	ľ	
(Б)	(2 points)	 ST(R31 0 RD)	Cycle	1000	1001
		LD(BP,-12,R17)	IF	ST	
		ADDC(SP,4,SP)	RF	SHLC	
		SHLC(R17,2,R1) ST(R1,-4,SP)	ALU	ADDC	
		BEQ(R31,fact,LP)	MEM	LD	
			WB	ST	
(C)	(2 points)	 Yor/p1 p2 p1)	Cycle	1000	1001
		MULC(R2,3,R2)	IF	ADD	
		SUB(R2,R1,R3)	RF	AND	
		AND(R3,R1,R2) ADD(R3,R2,R3)	ALU	SUB	
		ST(R3,x)	MEM	MULC	
			WB	XOR	

(D) (2 points) Assume during cycle 1000 the DIV instruction in the RF stage triggers an ILLEGAL OPCODE (ILLOP) exception.

LD(x,R1) LD(y,R2) SHLC(R1,3,R1) DIV(R2,R1,R3) ADDC(R3,17,R3) ST(R3,z)

Cycle	1000	1001
IF	ADDC	
RF	DIV	
ALU	SHLC	
MEM	NOP	
WB	LD	

Problem 3.	L1:	SUE CMF BF (
In answering this question, you may wish to refer to the diagram of the 5-stage pipelined beta provided with the reference material.	L2:	LD( BR( LD(
The loop on the right has been executing for a while on our standard 5- stage pipelined Beta with branch annulment and full bypassing. The pipeline diagram below shows the opcode of the instruction in each pipeline stage during 10 consecutive cycles of execution.	L3:	ST ( BNE ADE 

	•••
1:	SUBC(R0,4,R0)
	CMPLTC(R0,10,R1)
	BF(R1,L2)
	LD(R0,A,R2)
	BR(L3)
2:	LD(R0,B,R2)
3:	ST(R2,C,R31)
	BNE(R0,L1)
	ADDC(R2, 1, R2)

Cycle #	300	301	302	303	304	305	306	307	308	309
IF	SUBC	CMPLTC	BF	LD	LD	ST	BNE	BNE	BNE	ADDC
RF		SUBC	CMPLTC	BF	NOP	LD	ST	ST	ST	BNE
ALU			SUBC	CMPLTC	BF	NOP	LD	NOP	NOP	ST
MEM				SUBC	CMPLTC	BF	NOP	LD	NOP	NOP
WB					SUBC	CMPLTC	BF	NOP	LD	NOP

(A) (4 Points) Indicate which bypass/forwarding paths are active in each cycle by drawing a vertical arrow in the pipeline diagram from pipeline stage X in a column to the RF stage in the same column if an operand would be bypassed from stage X back to the RF stage that cycle. Note that there may be more than one vertical arrow in a column.

## Draw bypass arrows in pipeline diagram above

(B) (2 Points) Assume that the previous iteration of the loop executed the same instructions as the iteration show here. Please complete the pipeline diagram for cycle 300 by filling in the OPCODEs for the instructions in the RF, ALU, MEM, and WB stages.

#### Fill in OPCODEs for Cycle 300

For the following questions *think carefully* about when a signal would be asserted in order to produce the effect you see in the pipeline diagram.

(C) (2 Points) During which cycle(s), if any, would the IRSrc<sup>IF</sup> signal be 1?

Cycle number(s) or NONE: \_\_\_\_\_

(D) (2 Points) During which cycle(s), if any, would the IRSrc<sup>RF</sup> signal be 1?

Cycle number(s) or NONE: \_\_\_\_\_

(E) (2 Points) During which cycle(s), if any, would the STALL signal be 1, *i.e.*, cycle(s) when the IF and RF stages would be stalled?

Cycle number(s) or NONE: \_\_\_\_\_

## Problem 4.

You've discovered a secret room in the basement of the Stata center full of discarded 5-stage pipelined Betas. Unfortunately, many have certain defects. You discover that they fall into four categories:

- **C1:** Completely functional 5-stage Betas with working bypass paths, annulment, and other components.
- C2: Betas with a bad register file: all data read from the register file is zero.
- C3: Betas without bypass paths: all source operands come from the register file.
- C4: Betas without annulment of instructions following branches.

To help sort the Beta chips into the above classes, you write the following small test program:

Your plan is to single-step through the program using each Beta chip, carefully noting the address the final JMP loads into the PC. Your goal is to determine which of the above four classes a chip falls into by this JMP address.

For each class of Beta processor described above, specify the value that will be loaded into the PC by the final JMP instruction.

Pipeline diagram showing first 7 cycles of test program executing on C1:

cycle	0	1	2	3	4	5	6
IF	ADDC	BEQ	MULC	SUBC	ADD	JMP	
RF		ADDC	BEQ	NOP	SUBC	ADD	JMP
ALU			ADDC	BEQ	NOP	SUBC	ADD
MEM				ADDC	BEQ	NOP	SUBC
WB					ADDC	BEQ	NOP

C1: JMP goes to address: \_\_\_\_\_ C2: JMP goes to address: \_\_\_\_\_ C3: JMP goes to address: \_\_\_\_\_ C4: JMP goes to address: \_\_\_\_\_

## Problem 5.

.

Recall the code for gcd that we saw in lecture, and the assembly code for the while loop:

~

**n** /

C code		Corresponding Beta assembly for while loop
<pre>int gcd(int x, int y) {   while (x != y) {     if (x &gt; y) {         x = x - y;     } else {         y = y - x;     } }</pre>	loop:	<pre>// x in R0, y in R1 CMPEQ(R0, R1, R2) // R2 <math>\leftarrow</math> (x == y) BT(R2, end) CMPLT(R1, R0, R2) // R2 <math>\leftarrow</math> (x &gt; y) BF(R2, else) SUB(R0, R1, R0) // x <math>\leftarrow</math> x - y BR(cond)</pre>
} return x; }	else: cond:	SUB(R1, R0, R1) // $y \leftarrow y - x$ CMPEQ(R1, R0, R2) // R2 $\leftarrow$ (x == y) BF(R2, loop)
	end:	

Assume a **5-stage pipelined Beta** as presented in lecture, with **full bypass paths**, and which **predicts branches by assuming they are not taken** to resolve control (i.e., the instruction following the branch is fetched in the IF stage on the cycle after the branch is in the IF stage).

First, find the number of cycles per iteration in steady state (do not worry about the first or last iterations). Note that the BF(R2, else) branch is not taken if x > y and taken if x < y, so you should consider these two cases separately.

(A) Fill in the following table:

	(21)11		10110 W I			Itera	ations w	where <b>x</b>	> y	Itera	tions w	here x ·	< y	
		Inst	ruction	s per ite	eration									
		+ Cycle	s lost to	data h	azards									
		+ Cycl	les lost (	to annu	lments									
		= Tot	al cycle	s per ite	eration									
	0	1	2	3	4	5	6	7	8	9	10	11	12	13
IF														
RF														
ALU														
MEM														
WB														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13
IF														
RF														
ALU														
MEM														
WR														

. .. .

To make this code faster, we modify the Beta ISA and pipeline to implement a technique called **predication** to reduce the number of branches.

First, all the compare instructions (CMPEQ, CMPLT, CMPLE, and their C variants) write their result into a special 1-bit register, called the **predicate register**, in addition to their normal destination register.

Second, we change the format of ALU instructions with two register source operands to use their lower two bits, which were previously unused:



- If PredBits == 10, the instruction only executes if the predicate register is false (0)
- If PredBits == 11, the instruction only executes if the predicate register is true (1)
- If PredBits == 0X, the instruction always executes and writes its result, as before

We say that instructions that depend on the predicate register are predicated. We denote predicated instructions in assembly as follows:

- If PredBits == 10, OP(Ra, Rb, Rc) [predFalse]
- If PredBits == 11, OP(Ra, Rb, Rc) [predTrue]
- If PredBits == 0X, OP(Ra, Rb, Rc), as before

For example, consider the following instruction sequence:

CMPLT(R1, R2, R3) MUL(R3, R4, R5) ADD(R4, R5, R6) [predTrue] SUB(R5, R6, R7)

If the CMPLT instruction evaluates to true (i.e., writes 1 to R3), this sequence is equivalent to:

CMPLT(R1, R2, R3) MUL(R3, R4, R5) ADD(R4, R5, R6) SUB(R5, R6, R7)

If the CMPLT instruction evaluates to false (i.e., writes 0 to R3), this sequence is equivalent to:

CMPLT(R1, R2, R3) MUL(R3, R4, R5) SUB(R5, R6, R7)

(B) Modify the code to use predication, minimizing the number of instructions per loop iteration.

	Original code		Code with predication
loop:	<pre>// x in R0, y in R1 CMPEQ(R0, R1, R2) BT(R2, end) CMPLT(R1, R0, R2) BF(R2, else) SUB(R0, R1, R0) BR(cond)</pre>	loop:	// x in R0, y in R1 CMPEQ(R0, R1, R2) BT(R2, end) CMPLT(R1, R0, R2)
else: cond:	SUB(R1, R0, R1) CMPEQ(R1, R0, R2) BF(R2, loop)		
end:		end:	

We implement predication in the pipelined Beta with minor changes to the ALU stage:



Comparison instructions write the 1-bit predicate register (the PredWr control signal ensures that only comparison instructions update the register). The PredSel mux annuls ALU instructions if they are predicated and should not execute according to the value of the predicate register.

(C) Write the Boolean expression for the PredSel control signal. You can use AND, OR, NOT, Predicate, and comparisons with PredBits (e.g., PredBits == 0b10).

 $PredSel = (IR^{ALU}[31:30] == 0b10) AND$ \_\_\_\_\_\_

(D) How fast is this modified code? Fill in the following table:

	Iterations where x > y	Iterations where <b>x</b> < <b>y</b>
Instructions per iteration		
+ Cycles lost to data hazards		
+ Cycles lost to annulments		
= Total cycles per iteration		

Computation Structures

Virtual Memory Worksheet



Look in TLB: VPN→PPN cache Usually implemented as a small fully-associative cache

#### Problem 1.

The micro-Beta has a 12-bit virtual address, an 11-bit physical address and uses a page size of 256 (=  $2^8$ ) bytes. The micro-Beta has been running for a while and at the current time the page map has the contents shown on the right.

(A) Assuming each page map entry contains the usual dirty (D) and resident (R) bits, what it is the total size of the page map in bits?

## Size of page map (bits): \_\_\_\_\_

(B) (The following instruction, located at virtual address 0x0BA, is about to be executed.

LD(R31, 0x2C8, R0)

When the instruction is executed, what main memory locations are accessed by the instruction fetch and then the memory access initiated by the LD? Use the page map shown to the right. Assume the LRU page is virtual page 0xE.



#### Physical address for instruction fetch: 0x\_\_\_\_\_

Physical addr for data read by LD instruction: 0x \_\_\_\_\_

(C) A few instructions later, the following instruction, located at virtual address 0x0CC, is executed:

ST(BP, -4, SP) // current value of SP = 0x604

Please mark up the page map to show its contents after the ST has been executed. Use the page map shown to the right. Assume the LRU page is virtual page 0xE.

Remember to show any changes to the dirty and resident control bits as well as updates to the physical page numbers. If an entry in the page map no longer matters, please indicate that by replacing it with "-0 — " for the D, R and PPN entries.

## Show updated contents of page map

## Problem 2.

Consider a Beta processor that includes a 40-bit virtual address, an MMU that supports 4096  $(2^{12})$  bytes per page,  $2^{32}$  bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

(A) What is the size of the page map for this processor? Assuming the page map includes the standard dirty and resident bits, specify the width of each page map entry in bits, and number of entries in the page map.

## Size of page map entry in bits:\_\_\_\_\_

## Number of entries in the page map:\_\_\_\_\_

(B) The following test program is running on this Beta processor. The first 8 locations of the page table, just before executing this test program, are shown below; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. This Beta processor also has a 4 element, fully associative, Translation Lookaside Buffer (TLB) that caches page map translations from VPN to PPN.

	. = 0x0 ADDC(R31,0	)x28	300,	R3)		]	Page M	ap
	LD(R3,0,R5	6) 00	D 2 1		VPN	D	R	PPN
	51(K5,0X41	.00,	LCJ	_)	0	1	1	0x7
	TI	B			1	0	1	0x5
					2	0	1	0x3
	Tag (VPN)	D	R	PPN	$LRU \rightarrow 3$	1	1	0x1
$LRU \rightarrow$	0x3	1	1	0x1	4		0	
	0x2	0	1	0x3	5	0	1	0x0
	0x6	0	1	0x2	6	0	1	0x2
Next LRU $\rightarrow$	0x1	0	1	0x5	<i>Next LRU</i> $\rightarrow$ 7	0	1	0x6

For each virtual page that is accessed by this program, specify the **VPN**, whether or not it results in a **TLB hit** on the first access to that page, whether or not it results in a **page fault**, and the **PPN** that the page ultimately maps to. *You may not need to use all rows of the table*.

VPN	TLB Hit (Yes/No)	Page Fault (Yes/No)	PPN

(C) Which physical pages, if any, need to be written to disk during the execution of the test program in part B?

## Physical page numbers written to disk or NONE: \_\_\_\_\_

(D) What is the physical address of the LD instruction?

Physical address of LD instruction: 0x\_\_\_\_\_

#### Problem 3.

Consider a Beta processor that includes a 32-bit virtual address, an MMU that supports 4096  $(2^{12})$  bytes per page,  $2^{24}$  bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

(A) The designers are thinking about implementing the page map using a separate SRAM memory with L entries, where each entry has B bits. If the page map includes the standard dirty and resident bits, what are the appropriate values for the parameters L and B?

Appropriate value for the parameter L: \_\_\_\_\_

Appropriate value for the parameter B: \_\_\_\_\_

(B) If the designers decide to decrease the page size to 2048 (2<sup>11</sup>) bytes but keep the same size virtual and physical addresses, what affect will the change have on the following architectural parameters? Use a letter "a" through "e" to indicate how the *new* value of the parameter compares to the *old* value of the parameter:

(a) doubled (b) increased by 1 (c) stays the same (d) decreased by 1 (e) halved

Size of page map entry in bits: \_\_\_\_\_

Number of entries in the page map: \_\_\_\_\_

Maximum percentage of virtual memory that can be resident at any given time: \_\_\_\_\_

- 4 h				
iin a	VPN	D	R	PPN
	0	1	1	0x1
	Ι	0	1	0x0
	2	1	1	0x6
	3		0	
n	<i>Next LRU</i> $\rightarrow$ 4	0	1	0x4
are	5	0	1	0x2
ory	$LRU \rightarrow 6$	1	1	0x7
2	7	0	1	0x3

(D) (4 points) A test program has been running on the Beta with a page size of  $2^{12}$  bytes and has been halted *just before* execution of the following instruction at location 0x1234:

The first 8 locations of the page table at the time execution was halted are shown below; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and the ST instruction is executed.

Please **show the contents of the page table** after the ST instruction has completed execution by crossing out any values that changed and writing in their new values. Note that the D and PPN fields for a non-resident page do not need to be specified.

(E) (1 point) Which physical pages, if any, need to be written to disk during the execution of the ST instruction in part (D)?

## Physical page numbers written to disk or NONE: \_\_\_\_\_

## Problem 4.

Consider a virtual memory system that uses a single-level page map to translate virtual addresses into physical addresses. Each of the questions below asks you to consider what happens when **just ONE of the design parameters** (page size, virtual memory size, physical memory size) of the original system is changed. **Circle the correct answer.** 

- (A) If the physical memory size (in bytes) is doubled, the number of entries in the page table(a) stays the same
  - (b) doubles
  - (c) is reduced by half
  - (d) increases by one
  - (e) decreases by one
- (B) If the page size (in bytes) is halved, the number of entries in the page table(a) stays the same(b) doubles
  - (c) is reduced by half
  - (d) increases by one
  - (e) decreases by one

- (C) If the virtual memory size (in bytes) is doubled, the number of bits in each entry of the page table
  - (a) stays the same
  - (b) doubles
  - (c) is reduced by half
  - (d) increases by one
  - (e) decreases by one
- (D) If the page size (in bytes) is **doubled**, the number of bits in each entry of the page table
  - (a) stays the same
  - (b) doubles
  - (c) is reduced by half
  - (d) increases by one
  - (e) decreases by one

Consider a virtual memory system for the Gamma processor with 4096  $(2^{12})$  virtual pages and 16384  $(2^{14})$  physical pages where each page contains 1024  $(2^{10})$  bytes. The first 8 entries of the current page map are shown below:

index	D	R	PPN
0	1	1	0x22
1	0	1	0x01
2	1	0	
3	0	1	0x02
4	1	1	0x03
5	1	0	
6	1	1	0x15
7	0	1	

(E) What is the total number of bits in the page map?

Total number of bits in the page map: \_\_\_\_\_

(F) Which address bits from the CPU are used to choose an entry from the page table?

Address bits used to choose page table entry: A[\_\_\_\_\_]

(G) What is the physical address for the word at virtual location 0x1234? Write "not resident" if the location is not currently present in physical memory.

Physical address for byte at virtual address 0x1234 or "not resident": \_\_\_\_\_

(H) Briefly explain what action caused the D bit for page 6 to be 1.

Briefly explain.

## Problem 5.

(A) A particular Beta implementation has 32-bit virtual addresses, 32-bit physical addresses and a page size of  $2^{12}$  bytes. A test program has been running on this Beta and has been halted *just before* execution of the following instruction at location 0x1FFC:

LD(R31,0x34C8,R1)	PC = 0x1FFC
ST(R1,0x6004,R31)	PC = 0x2000

The first 8 locations of the page table at the time execution was halted are shown below; the least recently used page ("LRU") and next least recently used page ("next LRU") are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and the LD and ST instructions are executed.

Please **show the contents of the page table** after the ST instruction has completed execution by crossing out any values that changed and writing in their new values.

VPN	D	R	PPN
0	1	1	0x1
1	0	1	0x0
$LRU \rightarrow 2$	1	1	0x6
3		0	
Next LRU $\rightarrow 4$	0	1	0x4
5	0	1	0x2
6	0	1	0x7
7	0	1	0x3

(B) Which physical pages, if any, needed to be written to disk during the execution of the LD and ST instructions?

## Physical page numbers written to disk or NONE:

(C) Please give the 32-bit physical memory addresses used for the four memory accesses associated with the execution of the LD and ST instruction.

32-bit physical memory address of LD instruction: 0x\_\_\_\_\_

32-bit physical memory address of data read by LD: 0x\_\_\_\_\_

32-bit physical memory address of ST instruction: 0x\_\_\_\_\_

32-bit physical memory address of data written by ST: 0x\_\_\_\_\_
#### Problem 6.

Consider a system with 40-bit virtual addresses, 36-bit physical addresses, and 64 KB  $(2^{16} \text{ bytes})$  pages. The system uses a page map to translate virtual addresses to physical addresses; each page map entry include dirty (D) and resident (R) bits.

(A) (2 points) Assuming a flat page map, what is the size of each page map entry, and how many entries does the page map have?

Size of page map entry in bits: \_\_\_\_\_

Number of entries in the page map: \_\_\_\_\_

(B) (1 point) If changed the system to use 16 KB (2<sup>14</sup> bytes) pages instead of 64 KB pages, how would the number of entries in the page map change? Please give the ratio of the new size to the old size.

(# entries with 16 KB pages) / (# entries with 64 KB pages): \_\_\_\_\_

Assume 64 KB pages for the rest of this exercise.

(C) (6 points) The contents of the page map and TLB are shown to the right. The page map uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. Assume each access starts with the TLB and Page Map state shown to the right.

TLB				
VPN				
(tag)	V	D	PPN	
0x0	1	0	0xBE7A	
0x3	0	0	0x7	
0x5	1	1	0xFF	
0x2	1	0	0x900	

#### Fill in table below

	Virt Addr	PPN (in hex)	Phys Addr (in hex)	TLB Miss?	Page Fault?
1.	0x06004			Y / N	Y / N
2.	0x30286			Y / N	Y / N
3.	0x68030			Y / N	Y / N
4.	0x4BEEF			Y/N	Y / N



Computation Structures

# Virtualizing the Processor Worksheet



### Problem 1.

In lecture we arrived at the following implementation for the ReadKey supervisor call, which waits until there is a character available in the keyboard buffer, then returns it to the user in R0. Three lines in the handler have been labeled [A], [B], and [C].

```
ReadKey_h() {
    int kbdnum = ProcTbl[Cur].DPYNum;
    if (BufferEmpty(kbdnum)) {
    [A] User.Regs[XP] = User.Regs[XP]-4;
    [B] Scheduler();
    } else {
    [C] User.Regs[0] = ReadInputBuffer(kbdnum);
    }
  }
}
```

Below we'll consider the effect of removing each labeled line in turn. **Please choose one** of the following as the best characterization of the effect of removing the line:

- 1. Execution appears to halt as there is now a loop in Kernel mode.
- 2. Both the requesting process and other processes run as before.
- 3. The requesting process runs as before; other processes receive a smaller percentage of the CPU time.
- 4. The requesting process runs as before; other processes receive a larger percentage of the CPU time.
- 5. The requesting process receives an incorrect character.

(A) Line [A] is removed from the handler.

```
Effect on execution? (circle one) 1 ... 2 ... 3 ... 4 ... 5
```

(B) Line [B] is removed from the handler.

(C) Line [C] is removed from the handler.

# Effect on execution? (circle one) 1 ... 2 ... 3 ... 4 ... 5

(D) A summer intern decides that if a process is waiting for a character it should be scheduled for execution half as often, so he adds a second call to Scheduler(), i.e., he duplicates line [B]. Briefly describe the actual effect of this change. To be concrete assume there are N processes and that it's process 0 that executes the ReadKey SVC.

#### **Brief description**

#### Problem 2.

A Beta running the OS from lab 8 is running two processes:

// Process 0:	// Process 1:
P0: GetKey()	P1: ADDC(R0, 1, R0)
WrCh()	
BR(P0)	BR(P1)

You type a few characters and see them echoed.

(A) What can you say about the value in the XP register on return from the GetKey() SVC?

It may have different values on consecutive returns: TRUE FALSE

It always has a high-order 0 bit: TRUE FALSE

It is always a multiple of 4: TRUE FALSE

It always has the value P0+4: TRUE FALSE

You notice that Process 1 increments R0, whose value increases at some fairly constant rate **R** increments/second. You experiment with several changes below, not typing but monitoring the rate at which the count in Process 1's R0 increases. For each of the experiments below, you are asked to estimate its effect on the R0 counting rate, relative to **R**; choose among

+LOTS: the rate increases considerably, e.g., twice **R**. **SAME:** the rate is about the same as **R** -LOTS: the rate is much lower, e.g., **R/2** or lower.

(B) As an experiment, you eliminate Process 0 (so that only Process 1 is running). How does the rate of increase of Process 1's R0 change? Assume the scheduler time slice for each process is long compared to one iteration of either loop.

#### Circle one: +LOTS SAME -LOTS

You restore both processes and *eliminate the Scheduler() call* invoked by the GetKey() SVC when no character is ready to be returned.

(C) How does this effect the rate at which R0 increases, relative to the original counting rate R? Circle one: +LOTS SAME -LOTS

(D) Again running both Process 0 and Process 1, you now replace the single Scheduler() call invoked by GetKey() by two consecutive Scheduler() calls. How does the rate at which Process 1 counts change, relative to the original rate R?

#### Circle one: +LOTS SAME -LOTS

#### Problem 3.

Real Virtuality, Inc. markets three different computers, each with its own operating system. The systems are:

Model A: A timeshared Beta system whose OS kernel is uninterruptable.

**Model B**: A timeshared Beta system which enables device interrupts during handling of SVC traps.

**Model C**: A single-process (not timeshared) system which runs dedicated application code.

Each system runs an operating system that supports concurrent I/O on several devices, including an operator's console with a keyboard. Les N. Dowd, RVI's newly-hired OS expert, is in a jam: he has dropped the shoebox containing the master copies of OS source for all three systems. Unfortunately, three disks containing handlers for the ReadKey SVC trap, which reads and returns the ASCII code for the next key struck on the keyboard, have gotten confused. Of course, they are unlabeled, and Les isn't sure which handler goes into the OS for which machine. The handler sources are

```
ReadCh h() {
                                       /* VERSION R1 */
  if (BufferEmpty(0))
                                       /* Has a key been typed? */
   User->Regs[XP] = User->Regs[XP]-4; /* Nope, wait.
                                                           */
  else
    User->Regs[0] = ReadInputBuffer(0); /* Yup, return it. */
}
                                       /* VERSION R2 */
ReadCh h() {
  int kbdnum=ProcTbl[Cur].KbdNum;
                                  /* Wait for a key to be hit*/
  while (BufferEmpty(kbdnum)) ;
  User->Reqs[0] = ReadInputBuffer(kbdnum); /*...then return it. */
}
ReadCh h() {
                                       /* VERSION R3 */
  int kbdnum=ProcTbl[Cur].KbdNum;
  if (BufferEmpty(kbdnum)) {
                                       /* Has a key been typed? */
   User->Regs[XP] = User->Regs[XP]-4; /* Nope, wait. */
    Scheduler():
  } else
    User->Regs[0] = ReadInputBuffer(kbdnum); /* Yup, return it. */
}
```

(A) Show that you're cleverer than Les by figuring out which handler goes with each OS, i.e., for each operating system (A, B and C) indicate the proper handler (R1, R2 or R3).

Model A goes with handler (circle one): R1 ... R2 ... R3

Model B goes with handler (circle one): R1 ... R2 ... R3

Model C goes with handler (circle one): R1 ... R2 ... R3

But Les isn't that smart. In order to figure out which handler code goes with each OS version, Les makes copies of each disk and distributes them as "updates" to beta-test teams for each OS. Les figures that if each handler version is tried by some beta tester in each OS, the comments of the testers will allow him to determine the proper OS for each handler.

Les sends out the alleged source code updates, routing each handler source to testers for each OS. In response, he gets a barrage of complaints from many of the testers. Of course, he's forgotten which disk he sent to each tester. He asks your help to figure out which combination of system and hander causes each of the complaints.

For each complaint below, explain which handler and which OS the complainer is trying to use.

(B) Complaint: "I get compile-time errors; Scheduler and ProcTbl are undefined!"

User has handler \_\_\_\_\_ on system \_\_\_\_\_

(C) Complaint: "Hey, now the system always reads everybody's input from keyboard 0. Besides that, it seems to waste a lot more CPU cycles than it used to."

User has handler \_\_\_\_\_ on system \_\_\_\_\_

(D) (Complaint: "Neat, the new system seems to work fine. It even seems to waste less CPU time than it used to!"

User has handler \_\_\_\_\_ on system \_\_\_\_\_

#### Problem 4.

The Yield() SVC can be used in user-mode programs on a time-sharing system to give up the remainder of their current time slice. The kernel implementation of the Yield simply calls the kernel Scheduler() routine to choose another process to execute. When the yielding process is next scheduled, user-mode execution resumes with the instruction following the Yield() SVC.

**Complete the code** for the handler for a new SVC, YieldN(), which expects a numeric value, N, in the user's R0 and behaves as if the user program had contained N consecutive Yield() SVCs. When execution resumes following the completion YieldN(), R0 should contain 0.

```
YieldN_h() {
    if (User.Regs[0] > 0) {
      } else {
      }
}
```

#### Problem 5.

BetaSoft, Inc, the leading provider of Beta OS software, sells an operating system for the Beta similar to that described in lecture. It uses a simple round-robin scheduler, and has no virtual memory -- all processes share a single address space with the kernel, much like the OS of lab 8. The OS timeshares the Beta CPU among N processes using a simple, familiar scheduler shown below.

```
struct MState { int Regs[31]; } User;
struct PCB { // Process Descriptor Block
struct MState State; // Saved process state
...; // Possible other stuff
} ProcTbl[N]; // One PCB per process
int Cur = 0;
Scheduler() {
    ProcTbl[Cur].State = User;
    Cur = (Cur+1) % N;
    User = ProcTbl[Cur].State;
}
```

Several of Betasoft's customers use the Beta for long, compute-bound applications, and have asked for a tool to help them find where their programs are spending most of their time. To accommodate these requests, BetaSoft has implemented a supervisor call, **SamplePC**, which allows a diagnostic program running in one process to sample the values in the PC of another. Betasoft proposes to write such a program, called a profiler, that takes many samples of PC values from a running program and produces a revealing histogram.

The SamplePC SVC takes a process number p in R0, and returns in R1 the value currently in the program counter of process p. The C portion of the SVC handler is given below:

```
SamplePC_h() {
    int p = User.Regs[0];
    int pc = ProcTbl[p].State.Regs[XP];
    ??? = pc; // incomplete code!
}
```

(A) Give the missing code fragment shown above as ???.

#### (write missing fragment of C code)

BetaSoft writes a simple profiler using the above SVC and uses it to measure a compute-bound process consisting of a single 10000-instruction loop. Noticing a surprisingly large number of repeated values in the sampled PC data, they cleverly deduce that their profiler is making many **SamplePC** calls during each time quanta for which the profiling process is scheduled,

returning redundant samples from the process being measured.

(B) Suggest a simple change to the **SamplePC\_h** code that eliminates the observed problem. Be specific.

#### (Describe simple modification to SamplePC\_h code)

BetaSoft ignores your solution (keeping the original SamplePC\_h code), arguing that they'll just collect enough samples that the redundant values won't affect the histogram significantly. They produce a working profiler program that takes many samples of another process's PC and produces a histogram showing code "hot spots". Although the profiler proves useful on compute-intensive application code, BetaSoft tries running it on a simple echo loop running in a process:

```
| echo loop, as a test for profiler tool:
.=0x100 | Test program starts at hex 100
loop: GetKey() | SVC: read char into R0
WrCh() | SVC: type char from R0
BR(loop) | ... and keep doing it!
```

(C) When run on the above process, what does the profiler report as the most common value of the PC? Answer "None" if you can't tell.

#### Often-reported PC value, or "None": 0x\_\_\_\_\_

The final BetaSoft profiler program itself is mostly a big loop, consisting of a single SamplePC SVC instruction located at **0x1000**, plus lots of compute-intensive additional code to appropriately format the collected data and write it into a file. Out of curiosity, BetaSoft engineers run the profiler in process 0, and ask it to generate a histogram of sampled PC values for process 0 itself.

- (D) Which of the following best summaries their findings?
  - (1) All of the sampled PC values point to kernel OS code.
  - (2) The sampled PC is always **0x1004**.
  - (3) The SamplePC call never returns.
  - (4) None of the above.

Give number of best answer: \_\_\_\_\_

Computation Structures

# **Interrupts and Real Time Worksheet**

Latency (L) = elapsed time before handler code starts to execute Service time (S) = time required to execute handler code Deadline (D) = maximum time after request by when handler execution must be *complete* Maximum allowable latency (Lmax) = largest L such that Lmax + S = D.



Handler priority: when choosing which handler to run, choose the handler with the highest priority. Priorities are chosen to ensure that the deadlines for all handlers will be met.

Recurring requests: often requests will occur at some fixed interval  $\geq$  deadline.

**Earliest deadline** is a strategy for assigning priorities that is guaranteed to meet the deadlines if any priority assignment can meet the deadlines:

- 1. Sort the requests by their deadlines
- 2. Assign the highest priority to the earliest deadline, second priority to the next deadline, and so on.

**Weak (non-preemptive) priorities**: after current handler completes, look through the pending requests and execute the handler with the highest priority. Latencies with weak priorities: service of each device might be delayed by (1) service of one other (arbitrary) device whose request was just honored, and (2) service of all higher-priority tasks.

**Strong (preemptive) priorities**: always run the pending handler with the highest priority, possibly interrupting the execution of a lower-priority handler to do so. Latencies with weak priorities: service of each device might be delayed by service of all (possibly recurring) higher-priority tasks.



## Problem 1.

Ben Bitdiddle has designed a wrist device called the BenBit to measure how long you've been tooling away without getting up and moving around. The BenBit runs a real-time operating system supporting three tasks whose handlers are executed in response to periodic requests. Each task has a period (time between requests), a service time (time it takes to run its handler), and a deadline (maximum time allowed to elapse between request and completion of the handler).

Task	Period (ms)	Service time (ms)	Deadline (ms)
Check Accelerometer (CA)	80	20	40
Update Display (UD)	200	?	200
Determine heart rate (DHR)	60	10	50

Ben is trying to figure out whether to use a weak or strong priority system to manage task execution. For each of the questions below, please fill the answers for both types of priority system. For both the weak and strong priority system **assume the task priority is CA > DHR > UD**, i.e., CA has the highest priority and UD the lowest. If a calculation requires the service time for UD, use your answer for part (A).

	Using Weak Priorities	Using Strong Priorities
(A) What is the maximum service time for UD handler that still allows all deadlines to be met (in ms)?		
(B). What fraction of the time will the processor spend idle? (%)		
(C) What is the worst-case completion time for the CA task (in ms)?		
(D) What is the worst-case completion time for the UD task (in ms)?		
(E) What is the worst-case completion time for the DHR task (in ms)?		

#### Problem 2.

A particular real-time system has three interrupt handlers. The following table shows the maximum rate at which each interrupt occurs (rate), the time taken to execute each handler (service time), and the maximum allowable interval between the interrupt and completion of the handler (deadline). In your analysis, assume that A, B, and C interrupts can arrive at any time.

Task	Rate	Service time	Deadline
Α	1/20ms	10ms	20ms
В	1/80ms	10ms	80ms
С	1/25ms	5ms	25ms

(A) What is the percentage idle time for this system?

Percentage Idle Time (%): \_\_\_\_\_

(B) Assuming a weak priority system. Can the priority ordering C > A > B satisfy all the constraints of the system?

C > A > B (Yes/No): \_\_\_\_\_

(C) Assuming a **strong** priority system with priority C > A > B, what is the worst-case delay between the task's interrupt and **completion** of the task's interrupt handler?

Worst-case delay for task A (ms): \_\_\_\_\_

Worst-case delay for task B (ms): \_\_\_\_\_

Worst-case delay for task C (ms): \_\_\_\_\_

#### Problem 3.

A particular real-time system has three interrupt handlers. The following table shows the maximum rate at which each interrupt occurs (rate), the time taken to execute each handler (service time), and the maximum allowable interval between the interrupt and completion of the handler (deadline). In your analysis, assume that A, B, and C interrupts can arrive at any time.

Task	Rate	Service time	Deadline
Α	1/40ms	5ms	30ms
В	1/100ms	?ms	100ms
С	1/50ms	10ms	25ms

Please answer the following two questions assuming the system has a weak priority system.

(A) (1 point) What is the maximum service time for task B that still allows all constraints to be met?

## Maximum service time for task B (ms): \_\_\_\_\_

(B) (1 point) Assuming a suitable service time for B, give a weak priority order for the tasks that meets the constraints. List the task with the highest priority first, the task with the lowest priority last.

## Weak priority order for the tasks: \_\_\_\_\_

Please answer the following two questions assuming the system has a **strong** priority system where task C has the highest priority and task B has the lowest priority.

(C) (2 points) What is the maximum service time for task B that still allows all constraints to be met?

Maximum service time for task B (ms): \_\_\_\_\_

(D) (3 points) Assume B's sevice time is 10ms. For each task, what is the worst-case delay between the task's interrupt and **completion** of the task's interrupt handler?

Worst-case delay for task A (ms): \_\_\_\_\_

Worst-case delay for task B (ms): \_\_\_\_\_

Worst-case delay for task C (ms): \_\_\_\_\_

#### Problem 4.

A computer system has three devices whose characteristics are summarized in the following table:

Device	Service time	Interrupt Frequency	Deadline
D1	400us	1/(800us)	800us
D2	250us	1/(1000us)	300us
D3	100us	1/(800us)	400us

Service time indicates how long it takes to run the interrupt handler for each device. The maximum time allowed to elapse between an interrupt request and the end of the execution of the interrupt handler is indicated by the deadline.

A. If a user-mode program P takes 100 seconds to execute when interrupts are disabled, approximately how long will P take to run when interrupts are enabled?

Approximate time for P to run with interrupts enabled (seconds): \_\_\_\_\_

B. Can the requirements given in the table above be met using a **weak** priority ordering among the interrupt requests? If so give priority ordering for D1, D2, D3 or list device(s) whose deadlines cannot be met.

Weak priority ordering or list device(s) with missed deadlines:

(C) Can the requirements given in the table above be met using a **strong** priority ordering among the interrupt requests? If so give priority ordering for D1, D2, D3 or list device(s) whose deadlines cannot be met.

Strong priority ordering or list device(s) with missed deadlines:

#### Problem 5.

A real-time operating system with priority interrupts has three interrupt handlers – A, B, C – each running at a different priority level. The handlers are invoked by the A, B, and C interrupts, marked as  $\uparrow$  in the execution timelines. For example, the following execution timeline shows the A handler running to completion after an A interrupt request, followed by execution of the B handler, which is interrupted by execution of the C handler.



For each of the following execution timelines, please indicate whether the system is using a WEAK or STRONG priority scheme, or CAN'T TELL if the timeline is consistent with either WEAK or STRONG. Also, if WEAK or STRONG, indicate any relative priorities that can be deduced from the timeline (there may be more than one), expressed as inequalities. For example, A > B indicates A has a higher priority than B.



### Problem 6.

A real-time operating system with priority interrupt has three interrupt handlers (A, B, C), each of which, when invoked by the appropriate interrupt request (marked as  $\uparrow$  in the execution timelines), takes 11 time units to execute. For example, the following execution timeline shows the A handler running to completion after an A interrupt request, followed by execution of the B handler, which is itself interrupted by execution of the C handler.



(A) The execution timeline below shows the arrival times of interrupt requests for A, B, and C. Diagram the execution of the A, B, and C handlers assuming a **weak** priority system with the priorities C > B > A. Remember to show the complete execution (all 11 time units) for each handler, labeling each block with the handler that is running.

Fill in execution timeline



(B) The execution timeline below shows the arrival times of interrupt requests for A, B, and C. Diagram the execution of the A, B, and C handlers assuming a **strong** priority system with the priorities C > B > A. Remember to show the complete execution (all 11 time units) for each handler, labeling each block with the handler that is running.

#### Fill in execution timeline



Computation Structures

# Synchronization Worksheet



## Problem 1.

Schro Dinger has a company that produces pairs of entangled particles, which are then packaged and sent to manufacturers of quantum computers. Since it's a complicated process, there are multiple machines that produce particle pairs; each machine runs the Producer code shown below.

The completed particle pairs are placed in the particle buffer, where they take up 2 of the buffer locations. There's a single packaging machine that takes a particle pair from the particle buffer and prepares it for shipment; the packing machine runs the Consumer code shown below.

To prevent any violations of the boundary conditions the following rules must be followed:

- 1. A production machine can only place a particle pair in the buffer if there are two spaces available.
- 2. The particle pair must be stored in consecutive buffer locations, i.e., a particle from some other production machine can't appear between the particles that make up the pair.
- 3. The capacity of the buffer (100 particles, or 50 particle pairs) can't be exceeded.
- 4. The packaging machine breaks if it accesses the buffer and finds it empty it should only proceed when there are at least two particles in the buffer.

Schro has heard of semaphores but is unsure how to use them to ensure the rules are followed.

- Please insert the appropriate semaphores, WAITs, and SIGNALs into the Producer and Consumer code to ensure correct operation and to prevent deadlock.
- Be sure to indicate initial values for any semaphores you use.
- Remember: there are multiple producers and a single consumer!
- For full credit, use a minimum number of semaphores and don't introduce unnecessary precedence constraints.

#### Shared Memory

particle buffer[100]; // holds 100 particles

Semaphores and initial values: \_

## Producer

Produce pair P1, P2

Place P1 in buffer

Place P2 in buffer

Go to PLoop

<u>Consumer</u> CLoop:	
Fetch P1 from buffer	
Fetch P2 from buffer	
Package and ship	
Go to CLoop	

PLoop:

#### Problem 2.

The following three processes are run on a shared processor. They can coordinate their execution via shared semaphores that respond to the standard signal(S) and wait(S) procedures. Their intent is to print the word HELLO. Assume that execution may switch between any of the three processes at any point in time.

Process 1	Process 2	Process 3
Loop1: print("H") print("E") goto Loop1	Loop2: print("L") goto Loop2	Loop3: print("O") goto Loop3

(A) Assuming that no semaphores are being used, for each of the following sequences of characters, specify whether or not this system could produce that output.

```
LEHO (YES/NO): HLOE (YES/NO): LOL (YES/NO):
```

(B) You would like to ensure that only the sequence HELLO can be printed and that it will be printed exactly once. Add any missing wait(S) and signal(S) calls to the code below (where S is one of a, b or c) to ensure that the three processes can only print HELLO exactly once. Remember to specify the **initial value** for each of your semaphores. *Recall that semaphores cannot be initialized to negative numbers*.

Semaphores: a = \_\_\_; b = \_\_\_; c = \_\_\_;



#### Problem 3.

The following pair of processes share the variable counter, which has been given an initial value of 10 before execution of either process begins:

Process A	Process B
 A1: LD(counter,R0) ADDC(R0,1,R0)	 B1: LD(counter,R0) ADDC(R0,2,R0)
A2: SI(R0, counter)	B2: SI(R0, counter)

(A) If Processes A and B are run on a timesharing system, there are six possible orders in which the LD and ST instructions might be executed. For each of the orderings, please give the final value of the counter variable.

A1 A2 B1 B2: counter =	B1 A1 B2 A2: counter =
A1 B1 A2 B2: counter =	B1 A1 A2 B2: counter =
A1 B1 B2 A2: counter =	B1 B2 A1 A2: counter =

In the following two questions you are asked to modify the original programs for processes A and B by adding the minimum number of semaphores and signal and wait operations to guarantee that the final result of executing the two processes will be a specific value for counter. Give the initial values for every semaphore you introduce. For full credit, your solution should allow *all* execution orders that result in the required value.

(B) Add semaphores (with initial values) so that the final value of counter is 12.

Semaphores:	
Process A	Process B
… A1: LD(counter,R0)	 B1: LD(counter,R0)
ADDC(R0,1,R0)	ADDC(R0,2,R0)
A2: ST(R0,counter) …	B2: ST(R0,counter) …

(C) Add semaphores (with initial values), so that the final value of counter is **not** 13.

Semaphores:	
Process A	Process B
… A1: LD(counter,R0)	… B1: LD(counter,R0)
ADDC(R0,1,R0)	ADDC(R0,2,R0)
A2: ST(R0,counter)	B2: ST(R0,counter) …

## Problem 4.

P1 and P2 are processes that run concurrently. P1 has two sections of code where section A is followed by section B. Similarly, P2 has two sections: C followed by D. Within each process execution proceeds sequentially, so we are guaranteed that  $A \leq B$ , i.e., A precedes B. Similarly, we know that  $C \leq D$ . There is no looping; each process runs exactly once. You will be asked to add semaphores to the programs – you may need to use more than one semaphore. Please give the initial values of any semaphores you use. For full credit use a minimum number of semaphores and don't introduce any unnecessary precedence constraints.

(A) Please add WAIT(...) and SIGNAL(...) statements as needed in the spaces below so that the precedence constraint B ≤ C is satisfied, i.e., execution of P1 finishes before execution of P2 begins.

Semanhore initial values.

Process P1	Process P2
Section A code	Section C code
Section B code	Section D code

#### Add WAIT and SIGNAL statements so that $B \leq C$

(B) Please add WAIT(...) and SIGNAL(...) statements as needed in the spaces below so that D ≤ A or B ≤ C, i.e., executions of P1 and P2 cannot overlap, but are allowed to occur in either order.

#### Add WAIT and SIGNAL statements so that $D \leq A$ or $B \leq C$

Semaphore initial values:



(C) Please add WAIT(...) and SIGNAL(...) statements as needed in the spaces below so that A ≤ D and C ≤ B, i.e., the first section (A and C) of **both** processes completes execution before the second section (B or D) of **either** process begins execution.



## Add WAIT and SIGNAL statements so that $A \leq D$ and $C \leq B$

### Problem 5.





- A maximum of 3 persons on a landing
- As a few traffic constraints as possible
- No deadlock (a particular concern if there's bidirectional travel)

Assume stair traffic is unidirectional: once on a flight of stairs, people continue up or down until they've reached their destination floor (no backing up!), although they may pause at the landing.

There are three semaphores: they control the upper flight of stairs (SU), the landing (L), and the lower flight of stairs (SL). Please provide appropriate initial values for these semaphores and add the necessary wait() and signal() calls to the Down() and Up() procedures below. Note that the Down() and Up() routines will be executed by many students simultaneously and the semaphores are the only way their code has of interacting with other instances of the Down() and Up() routines. To get full credit your code must avoid deadlock and enforce the stair and landing occupancy constraints. **Hint**: for half credit, implement a solution where only 1 person at time is in-between floors (but be careful of deadlock here too!).

// Semaphores shared by all students, provide initial values		
semaphore SU =, SL =, L =;		
<pre>// code for going downstairs Down() {</pre>	<pre>// code for going upstairs Up() {</pre>	
Enter SU;	Enter SL;	
Exit SU/enter landing;	Exit SL/enter landing;	
Exit landing/enter SL;	Exit landing/enter SU;	
Exit SL;	Exit SU;	
}	}	



## Problem 6.

(A) Semaphore S is used to implement mutual exclusion on accesses to a shared buffer. No other semaphores are used. What should its initial value be?

# Initial value for S: \_\_\_\_\_

(B) Indicate whether each of the following sets of semaphore-synchronized processes can deadlock. The last two cases are variants of the first one; differences are <u>underlined</u>.

# Circle answers below

Initial semaphore	values: s1 = 1,	s2 = 1, s3 = 1	
P1:	P2:	P3:	
wait(s1);	wait(s2);	wait(s1);	
wait(s2);	wait(s3);	wait(s2);	
print("1");	print("2");	wait(s3);	
<pre>signal(s2);</pre>	<pre>signal(s3);</pre>	<pre>print("3");</pre>	
<pre>signal(s1);</pre>	<pre>signal(s2);</pre>	<pre>signal(s3);</pre>	Can it deadlock?
		<pre>signal(s2); signal(s1);</pre>	YES NO Can't tell

Initial semaphore P1:	values: s1 = 1, s P2:	s2 = 1, s3 = 1 P3:	
wait(s1);	wait(s2);	wait(s2);	
wait(s2);	wait(s3);	wait(s3);	
print("1");	print("2");	wait(s1);	
<pre>signal(s2);</pre>	<pre>signal(s3);</pre>	print("3");	
<pre>signal(s1);</pre>	<pre>signal(s2);</pre>	<pre>signal(s1);</pre>	Can it deadlock?
		<pre>signal(s3);</pre>	
		<pre>signal(s2);</pre>	YES NO Can't tell

Initial semaphore	values: <i>s1 = 2</i> ,	s2 = 1, s3 = 1	
P1:	P2:	P3:	
wait(s1);	wait(s2);	wait(s2);	
wait(s2);	wait(s3);	<u>wait(s3);</u>	
print("1");	print("2");	<u>wait(s1);</u>	
<pre>signal(s2);</pre>	<pre>signal(s3);</pre>	<pre>print("3");</pre>	
<pre>signal(s1);</pre>	<pre>signal(s2);</pre>	<pre>signal(s1);</pre>	Cani
		<pre>signal(s3);</pre>	
		signal(s2);	YES

YES NO Can't tell