## 8. Design Tradeoffs

6.004x Computation Structures Part 1 – Digital Circuits

Copyright © 2015 MIT EECS

6.004 Computation Structures

# **Optimizing Your Design**

There are a large number of implementations of the same functionality -- each represents a different point in the areatime-power space

**Optimization metrics:** 

- 1. Area of the design
- 2. Throughput
- 3. Latency
- 4. Power consumption
- 5. Energy of executing a task
- 6. ...



©Advanced Micro Devices (with permission)





vs.

Justin I 4 (CC BY-SA 4.0)

### **CMOS Static Power Dissipation**



Tunneling current through gate oxide: SiO<sub>2</sub> is a very good insulator, but when very thin (< 20Å) electrons can tunnel across.

2

Current leakage from drain to source even though MOSFET is "off" (aka subthreshold conduction)

- Leakage gets larger as difference between  $V_{TH}$  and "off" gate voltage (eg,  $V_{OL}$  in an nfet) gets smaller. Significant as  $V_{TH}$  has become smaller.
- Fix: 3D FINFET wraps gate around inversion region



Irene Ringworm (CC BY-SA 3.0)

### **CMOS Dynamic Power Dissipation**



6.004 Computation Structures

## **CMOS Dynamic Power Dissipation**



#### How Can We Reduce Power?



#### Fewer Transitions → Lower Power



#### Improving Speed: Adder Example



Worse-case path: carry propagation from LSB to MSB, e.g., when adding 11...111 to 00...001.

$$t_{PD} = (N-1)^* (t_{PD,NAND3} + t_{PD,NAND2}) + t_{PD,XOR} \approx \Theta(N)$$

$$CI \text{ to } CO \qquad CI_{N-1} \text{ to } S_{N-1}$$

 $\Theta(N)$  is read "order N" and tells us that the latency of our adder grows in proportion to the number of bits in the operands.

### **Performance/Cost Analysis**

"Order Of" notation:

"g(n) is of order f(n)" g(n) =  $\Theta(f(n))$ 

g(n)= $\Theta(f(n))$  if there exist  $C_2 \ge C_1 > 0$ such that for all but <u>finitely many</u> integral  $n \ge 0$ 

 $C_1 \cdot f(n) \le g(n) \le C_2 \cdot f(n)$ 

 $\Theta(...)$  implies both g(n) = O(f(n))inequalities; O(...) implies only the second.

Example:

 $n^{2}+2n+3 = \Theta(n^{2})$ 

since

 $n^2 < n^2 + 2n + 3 < 2n^2$ 

"almost always"

## **Carry Select Adders**

Hmm. Can we get the high half of the adder working in parallel with the low half?



Aha! Apply the same strategy to build 16-bit adders from 8bit adders. And 8-bit adders from 4-bit adders, and so on. Resulting  $t_{PD}$  for N-bit adder is  $\Theta(\log N)$ .

 $\langle 0 \rangle$ 

# 32-bit Carry Select Adder

Practical Carry-select addition: choose block sizes so that trial sums and carry-in from previous stage arrive simultaneously at MUX.



## Wanted: Faster Carry Logic!

Let's see if we can improve the speed by rewriting the equations for  $\mathrm{C}_{\mathrm{OUT}}$ :

$$C_{OUT} = AB + AC_{IN} + BC_{IN}$$
  
= AB + (A + B)C\_{IN}  
= G + P C\_{IN} where G = AB and P = A + B  
generate propagate CO logic using only  
3 NAND2 gates!  
Think I'll borrow  
that for my FA  
circuit!  
COUT but will allow us to express  
S as a simple function of P and  
C<sub>IN</sub>:  
S = P  $\oplus$  C<sub>IN</sub>

## Carry Look-ahead Adders (CLA)

We can build a hierarchical carry chain by generalizing our definition of the Carry Generate/Propagate (GP) Logic. We start by dividing our addend into two parts, a higher part, H, and a lower part, L. The GP function can be expressed as follows:

$$G_{HL} = G_H + P_H G_L$$
$$P_{HL} = P_H P_L$$

Generate a carry out if the high part generates one, or if the low part generates one and the high part propagates it. Propagate a carry if both the high and low parts propagate theirs.



### 8-bit CLA (generate G & P)



We can build a tree of GP units to compute the generate and propagate logic for any sized adder. Assuming N is a power of 2, we'll need N-1 GP units.

This will let us to quickly compute the carry-ins for each FA!

# 8-bit CLA (carry generation)

Now, given a the value of the carry-in of the leastsignificant bit, we can generate the carries for every adder.



### 8-bit CLA (complete)



6.004 Computation Structures

# **Binary Multiplication\***



Multiplying N-digit number by M-digit number gives (N+M)-digit result

Easy part: forming partial products (just an AND gate since  $B_I$  is either 0 or 1) Hard part: adding M N-bit partial products



# 2's Complement Multiplication

Step 1: two's complement operands so high order bit is  $-2^{N-1}$ . Must sign extend partial products and subtract the last one

				, -	X3 * Y3	X2 Y2	X1 Y1	X0 Y0
+ + -	X3Y0 X3Y1 X3Y2 X3Y3	X3Y0 X3Y1 X3Y2 X3Y3	X3Y0 X3Y1 X3Y2 X2Y3	X3Y0 X3Y1 X2Y2 X1Y3	<mark>X3Y0</mark> X2Y1 X1Y2 X0Y3	X2Y0 X1Y1 X0Y2	X1Y0 X0Y1	X0Y0
	 z7	 Z6	 z5	 Z4	z3	 Z2	 Z1	 z0

Step 2: don't want all those extra additions, so add a carefully chosen constant, remembering to subtract it at the end. Convert subtraction into add of (complement + 1).



Step 3: add the ones to the partial products and propagate the carries. All the sign extension bits go away!

				X3Y0	X2Y0	X1Y0	X0Y0
+			X3Y1	X2Y1	X1Y1	X0Y1	
+		X3Y2	X2Y2	X1Y2	X0Y2		
+	X3Y3	<b>X2Y3</b>	<b>x1Y3</b>	x0Y3			
+				1			
-	1	1	1	1			

Step 4: finish computing the constants...



Result: multiplying 2's complement operands takes just about same amount of hardware as multiplying unsigned operands!

6.004 Computation Structures

#### 2's Complement Multiplier



#### **Increase Throughput With Pipelining**



Before pipelining: Throughput =  $\sim 1/(2N) = \Theta(1/N)$ After pipelining: Throughput =  $\sim 1/N = \Theta(1/N)$ 

### "Carry-save" Pipelined Multiplier



6.004 Computation Structures

## **Reduce Area With Sequential Logic**

Assume the multiplicand (A) has N bits and the multiplier (B) has M bits. If we only want to invest in a single N-bit adder, we can build a sequential circuit that *processes a single partial product at a time* and then cycle the circuit M times:



# Summary

- Power dissipation can be controlled by dynamically varying  $T_{CLK}$ ,  $V_{DD}$  or by selectively eliminating unnecessary transitions.
- Functions with N inputs have minimum latency of O(log N) if output depends on all the inputs. But it can take some doing to find an implementation that achieves this bound.
- Performing operations in "slices" is a good way to reduce hardware costs (but latency increases)
- Pipelining can increase throughput (but latency increases)
- Asymptotic analysis only gets you so far factors of 10 matter in real life and typically N isn't a parameter that's changing within a given design.

6.004 Computation Structures